7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2

Koichiro Masuyama; Yu Fujita; Hayate Okuhara; Hideharu Amano

doi:10.1109/FPL.2015.7293964

7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2

Koichiro Masuyama, Yu Fujita, Hayate Okuhara, Hideharu Amano

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).

Original language	English
Title of host publication	25th International Conference on Field Programmable Logic and Applications, FPL 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Print)	9780993428005
DOIs	https://doi.org/10.1109/FPL.2015.7293964
Publication status	Published - 2015 Oct 7
Event	25th International Conference on Field Programmable Logic and Applications, FPL 2015 - London, United Kingdom Duration: 2015 Sept 2 → 2015 Sept 4

Other

Other	25th International Conference on Field Programmable Logic and Applications, FPL 2015
Country/Territory	United Kingdom
City	London
Period	15/9/2 → 15/9/4

ASJC Scopus subject areas

Hardware and Architecture
Signal Processing
Software
Computer Science Applications

Access to Document

10.1109/FPL.2015.7293964

Cite this

Masuyama, K., Fujita, Y., Okuhara, H., & Amano, H. (2015). 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. In 25th International Conference on Field Programmable Logic and Applications, FPL 2015 Article 7293964 Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPL.2015.7293964

7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. / Masuyama, Koichiro; Fujita, Yu; Okuhara, Hayate et al.
25th International Conference on Field Programmable Logic and Applications, FPL 2015. Institute of Electrical and Electronics Engineers Inc., 2015. 7293964.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Masuyama, K, Fujita, Y, Okuhara, H & Amano, H 2015, 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. in 25th International Conference on Field Programmable Logic and Applications, FPL 2015., 7293964, Institute of Electrical and Electronics Engineers Inc., 25th International Conference on Field Programmable Logic and Applications, FPL 2015, London, United Kingdom, 15/9/2. https://doi.org/10.1109/FPL.2015.7293964

@inproceedings{48cc3528dd784f13a464fc1f25492f1e,

title = "7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2",

abstract = "Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).",

author = "Koichiro Masuyama and Yu Fujita and Hayate Okuhara and Hideharu Amano",

year = "2015",

month = oct,

day = "7",

doi = "10.1109/FPL.2015.7293964",

language = "English",

isbn = "9780993428005",

booktitle = "25th International Conference on Field Programmable Logic and Applications, FPL 2015",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "25th International Conference on Field Programmable Logic and Applications, FPL 2015 ; Conference date: 02-09-2015 Through 04-09-2015",

}

TY - GEN

T1 - 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2

AU - Masuyama, Koichiro

AU - Fujita, Yu

AU - Okuhara, Hayate

AU - Amano, Hideharu

PY - 2015/10/7

Y1 - 2015/10/7

N2 - Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).

AB - Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).

UR - http://www.scopus.com/inward/record.url?scp=84962366918&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962366918&partnerID=8YFLogxK

U2 - 10.1109/FPL.2015.7293964

DO - 10.1109/FPL.2015.7293964

M3 - Conference contribution

AN - SCOPUS:84962366918

SN - 9780993428005

BT - 25th International Conference on Field Programmable Logic and Applications, FPL 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 25th International Conference on Field Programmable Logic and Applications, FPL 2015

Y2 - 2 September 2015 through 4 September 2015

ER -

7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2

Abstract

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this