A 10Gb/s receiver with equalizer and on-chip ISI monitor in 0.11μm CMOS

Yasumoto Tomita; Masaya Kibune; Junji Ogawa; William W. Walker; Hirotaka Tamura; Tadahiro Kuroda

A 10Gb/s receiver with equalizer and on-chip ISI monitor in 0.11μm CMOS

Yasumoto Tomita, Masaya Kibune, Junji Ogawa, William W. Walker, Hirotaka Tamura, Tadahiro Kuroda

Research output: Contribution to conference › Paper › peer-review

Abstract

This paper presents a 10Gb/s receiver that consists of an equalizer, an inter-symbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The Cherry-Hooper topology was employed to realize an adjustable high-bandwidth equalizer with reduced area and power consumption, without using on-chip inductors. The ISI monitor measures the post-cursor and pre-cursor ISI in the equalizer output. The ISI measurement is achieved using a switched-capacitor correlator. A test chip was fabricated in 0.11 μm CMOS. The areas and power consumptions are 47μm x 85μm and 13.2mW for the equalizer and 145μm x 80μm and 10mW for the ISI monitor.

Original language	English
Pages	202-205
Number of pages	4
Publication status	Published - 2004 Sept 29
Event	2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI - Honolulu, HI, United States Duration: 2004 Jun 17 → 2004 Jun 19

Other

Other	2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI
Country/Territory	United States
City	Honolulu, HI
Period	04/6/17 → 04/6/19

Keywords

CDR
CMOS
Equalizer
ISI
Receiver

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Cite this

@conference{cbce7274edb84cbd863c586cc3965f4b,

title = "A 10Gb/s receiver with equalizer and on-chip ISI monitor in 0.11μm CMOS",

abstract = "This paper presents a 10Gb/s receiver that consists of an equalizer, an inter-symbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The Cherry-Hooper topology was employed to realize an adjustable high-bandwidth equalizer with reduced area and power consumption, without using on-chip inductors. The ISI monitor measures the post-cursor and pre-cursor ISI in the equalizer output. The ISI measurement is achieved using a switched-capacitor correlator. A test chip was fabricated in 0.11 μm CMOS. The areas and power consumptions are 47μm x 85μm and 13.2mW for the equalizer and 145μm x 80μm and 10mW for the ISI monitor.",

keywords = "CDR, CMOS, Equalizer, ISI, Receiver",

author = "Yasumoto Tomita and Masaya Kibune and Junji Ogawa and Walker, {William W.} and Hirotaka Tamura and Tadahiro Kuroda",

year = "2004",

month = sep,

day = "29",

language = "English",

pages = "202--205",

note = "2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI ; Conference date: 17-06-2004 Through 19-06-2004",

}

TY - CONF

T1 - A 10Gb/s receiver with equalizer and on-chip ISI monitor in 0.11μm CMOS

AU - Tomita, Yasumoto

AU - Kibune, Masaya

AU - Ogawa, Junji

AU - Walker, William W.

AU - Tamura, Hirotaka

AU - Kuroda, Tadahiro

PY - 2004/9/29

Y1 - 2004/9/29

N2 - This paper presents a 10Gb/s receiver that consists of an equalizer, an inter-symbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The Cherry-Hooper topology was employed to realize an adjustable high-bandwidth equalizer with reduced area and power consumption, without using on-chip inductors. The ISI monitor measures the post-cursor and pre-cursor ISI in the equalizer output. The ISI measurement is achieved using a switched-capacitor correlator. A test chip was fabricated in 0.11 μm CMOS. The areas and power consumptions are 47μm x 85μm and 13.2mW for the equalizer and 145μm x 80μm and 10mW for the ISI monitor.

AB - This paper presents a 10Gb/s receiver that consists of an equalizer, an inter-symbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The Cherry-Hooper topology was employed to realize an adjustable high-bandwidth equalizer with reduced area and power consumption, without using on-chip inductors. The ISI monitor measures the post-cursor and pre-cursor ISI in the equalizer output. The ISI measurement is achieved using a switched-capacitor correlator. A test chip was fabricated in 0.11 μm CMOS. The areas and power consumptions are 47μm x 85μm and 13.2mW for the equalizer and 145μm x 80μm and 10mW for the ISI monitor.

KW - CDR

KW - CMOS

KW - Equalizer

KW - ISI

KW - Receiver

UR - http://www.scopus.com/inward/record.url?scp=4544261378&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544261378&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:4544261378

SP - 202

EP - 205

T2 - 2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI

Y2 - 17 June 2004 through 19 June 2004

ER -

A 10Gb/s receiver with equalizer and on-chip ISI monitor in 0.11μm CMOS

Abstract

Other

Keywords

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this