A 1Tb/s 3W inductive-coupling transceiver chip

Noriyuki Miura, Tadahiro Kuroda

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    12 Citations (Scopus)


    A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of 1Gb/s per channel. 1024 data transceivers are arranged with a pitch of 30μm in a layout area of 1mm 2. The total layout area including 16 clock transceivers is 2mm 2 in 0.18μm CMOS and the chip thickness is reduced to 10μm. Simple yet accurate model of inductive coupling is utilized for transceiver design. Bi-Phase Modulation (BPM) is employed for the data link to improve noise immunity, reducing power in the transceiver. 4-phase Time Division Multiplexing (TDM) reduces crosstalk and channel pitch. The BER is lower than 10 -13 with 150ps timing margin.

    Original languageEnglish
    Title of host publicationProceedings of the ASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007
    Number of pages2
    Publication statusPublished - 2007 Dec 1
    EventASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007 - Yokohama, Japan
    Duration: 2007 Jan 232007 Jan 27

    Publication series

    NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC


    OtherASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007

    ASJC Scopus subject areas

    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design
    • Electrical and Electronic Engineering


    Dive into the research topics of 'A 1Tb/s 3W inductive-coupling transceiver chip'. Together they form a unique fingerprint.

    Cite this