Abstract
A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90-nm CMOS technology operates at 20 GHz with 25-% locking range while consuming 6.4 m W of power.
Original language | English |
---|---|
Title of host publication | 2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers |
Pages | 170-171 |
Number of pages | 2 |
Publication status | Published - 2006 Dec 1 |
Event | 2006 Symposium on VLSI Circuits, VLSIC - Honolulu, HI, United States Duration: 2006 Jun 15 → 2006 Jun 17 |
Publication series
Name | IEEE Symposium on VLSI Circuits, Digest of Technical Papers |
---|
Other
Other | 2006 Symposium on VLSI Circuits, VLSIC |
---|---|
Country/Territory | United States |
City | Honolulu, HI |
Period | 06/6/15 → 06/6/17 |
Keywords
- CMOS
- Frequency divider
- Injection locking
- Miller divider
- Quadrature
- Voltage-controlled oscillator (VCO)
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Electrical and Electronic Engineering