A 2Gb/s 150mW UWB direct-conversion coherent transceiver with IQ-switching carrier recovery scheme

Takayuki Abe, Yuixiang Yuan, Hiroki Ishikuro, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)


Short-distance (<10cm) wireless communications applications are rapidly expanding. For instance, a fast file transfer by "touch-and-proceed data communication" provides a user-friendly interface for electronic products [1,2]. Wireless I/O's may replace conventional connectors on a PCB to overcome performance limitations [3,4]. High-speed (>Gb/s), low energy dissipation (<100pJ/b), low bit-error-rate (BER<10 -3), and low cost (small layout area in matured CMOS processes) are required as well as compliance with spectral regulation and EMI/EMS. None of the previous research achievements has satisfied all these requirements (Fig. 26.2.6). Non-coherent UWB transceivers are typically low speed and energy hungry; i.e. 15Mb/s with 2680pJ/b in a heterodyne transceiver [1] and 1Mb/s with 373pJ/b in a direct-conversion transceiver [3]. Millimeter-Wave radio is often used to raise the data rate at the cost of increase in energy dissipation. A heterodyne non-coherent 60GHz transceiver performed 2.5Gb/s with 114pJ/b [2]. To further reduce the energy dissipation a direct-conversion coherent 56GHz transceiver was developed in 40nm CMOS and 11Gb/s was achieved with 6.4pJ/b [4]. Unfortunately, as a free-running TX LO and injection-lock carrier synchronization were employed, the injection locking range was very narrow. For an RF input power of -30dBm, the locking range was 60MHz, only 0.1% of the center frequency. Tight control of frequency under variation and noise is not easy for manufacturing. Raising the RF input power is also limited by the FCC spectral mask regulation. In this paper, we present a UWB direct-conversion coherent transceiver in 90nm CMOS. 2Gb/s with 75pJ/b is achieved while meeting the FCC regulation for indoor communications. An IQ-switching carrier recovery scheme is proposed to save layout area and energy dissipation by 43% and 20%, respectively, compared with those in the conventional Costas loop. The transceiver with the proposed carrier recovery scheme uses binary phase shift keying (BPSK) modulation.

Original languageEnglish
Title of host publication2012 IEEE International Solid-State Circuits Conference, ISSCC 2012 - Digest of Technical Papers
Number of pages2
Publication statusPublished - 2012
Event59th International Solid-State Circuits Conference, ISSCC 2012 - San Francisco, CA, United States
Duration: 2012 Feb 192012 Feb 23

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN (Print)0193-6530


Other59th International Solid-State Circuits Conference, ISSCC 2012
Country/TerritoryUnited States
CitySan Francisco, CA

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'A 2Gb/s 150mW UWB direct-conversion coherent transceiver with IQ-switching carrier recovery scheme'. Together they form a unique fingerprint.

Cite this