A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique

Yusuke Okaniwa, Hirotaka Tamura, Masaya Kibune, Daisuke Yamazaki, Tsz Shing Cheung, Junji Ogawa, Nestoras Tzartzanis, William W. Walker, Tadahiro Kuroda

Research output: Contribution to journalArticlepeer-review

41 Citations (Scopus)


A differential comparator that can sample 40-Gb/s signals and that operates off a single 1.2-V supply was designed and fabricated in 0.11-μm standard CMOS technology. It consists of a front-end sampler, a regenerative stage, and a clocked amplifier to provide a small aperture time and a high toggle rate. The clocked amplifier employs a bandwidth modulation technique that switches the feedback gain to reduce the reset time while keeping the effective gain high. We confirmed that the comparator receives a 40-Gb/s data stream at a toggle rate of 10 GHz with bit error rate less than 10 -12 by laboratory measurements.

Original languageEnglish
Pages (from-to)1680-1686
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Issue number8
Publication statusPublished - 2005 Aug
Externally publishedYes


  • CMOS integrated circuits
  • Comparators
  • High-speed integrated circuits

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique'. Together they form a unique fingerprint.

Cite this