A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme

Masafumi Takahashi, Mototsugu Hamada, Tsuyoshi Nishikawa, Hideho Arakida, Tetsuya Fujita, Fumitoshi Hatori, Shinji Mita, Kojiro Suzuki, Akihiko Chiba, Toshihiro Terazawa, Fumihiko Sano, Yoshinori Watanabe, Kimiyoshi Usami, Mutsunori Igarashi, Takashi Ishikawa, Masahiro Kanazawa, Tadahiro Kuroda, Tohru Furuyama

Research output: Contribution to journalArticlepeer-review

73 Citations (Scopus)


A 60-mW MPEG4 video codec has been developed for mobile multimedia applications. This codec supports both the H.263 ITU-T recommendation and the simple profile of MPEG4 committee draft version 1 released in November 1997. It is composed of a 16-bit reduced instruction set computer processor and several dedicated hardware engines so as to satisfy both power efficiency and programmability. It performs 10 frames/s of encoding and decoding with quarter-common intermediate format at 30 MHz. Several innovative low-power techniques were employed in both architectural and circuit levels, and the final power dissipation is 60 mW at 30 MHz, which is only 30% of the power dissipation for a conventional CMOS design. The chip was fabricated in a 0.3-μ m CMOS with double-well and triplemetal technology. It contains 3 million transistors, including a 52-kB on-chip SRAM. Internal supply voltages of 2.5 and 1.75 V are generated by on-chip dc-dc converters from 3.3-V external supply voltage.

Original languageEnglish
Pages (from-to)1772-1778
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Issue number11
Publication statusPublished - 1998 Nov
Externally publishedYes


  • CVS
  • Clock gating
  • Low power
  • MPEG4
  • Pipelining
  • VS
  • Video codec

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme'. Together they form a unique fingerprint.

Cite this