A context dependent clock control mechanism for dynamically reconfigurable processors

H. Amano, Y. Hasegawa, S. Abe, K. Ishikawa, S. Tsutsumi, S. Kurotaki, T. Nakamura, T. Nishimura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Dynamically Reconfigurable Processors improve the area-efficiency by executing a task with multiple hardware contexts. The maximum operational frequency is limited with a context which has the largest delay time, and it causes a certain overhead when each context has various delay time. A context dependent dynamic clock control method, which changes the clock so as to fit the current operational context, is proposed for NEC electronics' DRP-1. A clock generator consisting of a preset-able counter associated with the state transition table for controlling the context switching is proposed. Performance evaluation using several applications reveals that the proposed method improves the performance from 10% to 110% with a small increasing of the power consumption.

Original languageEnglish
Title of host publicationProceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL
Pages575-580
Number of pages6
DOIs
Publication statusPublished - 2006
Event2006 International Conference on Field Programmable Logic and Applications, FPL - Madrid, Spain
Duration: 2006 Aug 282006 Aug 30

Publication series

NameProceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Other

Other2006 International Conference on Field Programmable Logic and Applications, FPL
Country/TerritorySpain
CityMadrid
Period06/8/2806/8/30

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A context dependent clock control mechanism for dynamically reconfigurable processors'. Together they form a unique fingerprint.

Cite this