A leakage efficient instruction TLB design for embedded processors

Zhao Lei, Hui Xu, Daisuke Ikebuchi, Tetsuya Sunata, Mitaro Namiki, Hideharu Amano

Research output: Contribution to journalArticlepeer-review


This paper presents a leakage-efficient instruction TLB (Translation Lookaside Buffer) design for embedded processors. The key observation is that when programs enter a physical page, the following instructions tend to be fetched from the same page for a rather long time. Thus, by employing a small storage component which holds the recent address-translation information, the TLB access frequency can be drastically decreased, and the instruction TLB can be turned into the low-leakage mode with the dual voltage supply technique. Based on such a design philosophy, three leakage control policies are proposed to maximize the leakage reduction efficiency. Evaluation results with eight MiBench programs show that the proposed design can reduce the leakage power of the instruction TLB by 50% on average, with only 0.01% performance degradation.

Original languageEnglish
Pages (from-to)1565-1574
Number of pages10
JournalIEICE Transactions on Information and Systems
Issue number8
Publication statusPublished - 2011 Aug


  • Embedded processor
  • Leakage power
  • TLB

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence


Dive into the research topics of 'A leakage efficient instruction TLB design for embedded processors'. Together they form a unique fingerprint.

Cite this