Cool mega-arrays: Ultralow-power reconfigurable accelerator chips

Nobuaki Ozaki; Yoshihiro Yasuda; Mai Izawa; Yoshiki Saito; Daisuke Ikebuchi; Hideharu Amano; Hiroshi Nakamura; Kimiyoshi Usami; Mitaro Namiki; Masaaki Kondo

doi:10.1109/MM.2011.94

Cool mega-arrays: Ultralow-power reconfigurable accelerator chips

Nobuaki Ozaki
, Yoshihiro Yasuda
, Mai Izawa
, Yoshiki Saito
, Daisuke Ikebuchi
, Hideharu Amano
, Hiroshi Nakamura
, Kimiyoshi Usami
, Mitaro Namiki
, Masaaki Kondo

Department of Information and Computer Science

Research output: Contribution to journal › Article › peer-review

55 Citations (Scopus)

Abstract

Cool Mega-Array (CMA) is an energy-efficient reconfigurable accelerator for battery-driven mobile devices. It has a large processing-element array without memory elements for mapping an application's data-flow graph, a simple programmable microcontroller for data management, and data memory. Unlike coarse-grained dynamically reconfigurable processors, CMA reduces power consumption by switching hardware context and storing intermediate data in registers.

Original language	English
Article number	6060791
Pages (from-to)	6-18
Number of pages	13
Journal	IEEE Micro
Volume	31
Issue number	6
DOIs	https://doi.org/10.1109/MM.2011.94
Publication status	Published - 2011 Nov

Keywords

CMA-1
CMA-2
Cool Mega-Array
energy-efficient accelerator
processing-element array
reconfigurable accelerator

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/MM.2011.94

Cite this

@article{40299fe746934256a02f89b5f2f3ac4e,

title = "Cool mega-arrays: Ultralow-power reconfigurable accelerator chips",

abstract = "Cool Mega-Array (CMA) is an energy-efficient reconfigurable accelerator for battery-driven mobile devices. It has a large processing-element array without memory elements for mapping an application's data-flow graph, a simple programmable microcontroller for data management, and data memory. Unlike coarse-grained dynamically reconfigurable processors, CMA reduces power consumption by switching hardware context and storing intermediate data in registers.",

keywords = "CMA-1, CMA-2, Cool Mega-Array, energy-efficient accelerator, processing-element array, reconfigurable accelerator",

author = "Nobuaki Ozaki and Yoshihiro Yasuda and Mai Izawa and Yoshiki Saito and Daisuke Ikebuchi and Hideharu Amano and Hiroshi Nakamura and Kimiyoshi Usami and Mitaro Namiki and Masaaki Kondo",

year = "2011",

month = nov,

doi = "10.1109/MM.2011.94",

language = "English",

volume = "31",

pages = "6--18",

journal = "IEEE Micro",

issn = "0272-1732",

publisher = "IEEE Computer Society",

number = "6",

}

TY - JOUR

T1 - Cool mega-arrays

T2 - Ultralow-power reconfigurable accelerator chips

AU - Ozaki, Nobuaki

AU - Yasuda, Yoshihiro

AU - Izawa, Mai

AU - Saito, Yoshiki

AU - Ikebuchi, Daisuke

AU - Amano, Hideharu

AU - Nakamura, Hiroshi

AU - Usami, Kimiyoshi

AU - Namiki, Mitaro

AU - Kondo, Masaaki

PY - 2011/11

Y1 - 2011/11

N2 - Cool Mega-Array (CMA) is an energy-efficient reconfigurable accelerator for battery-driven mobile devices. It has a large processing-element array without memory elements for mapping an application's data-flow graph, a simple programmable microcontroller for data management, and data memory. Unlike coarse-grained dynamically reconfigurable processors, CMA reduces power consumption by switching hardware context and storing intermediate data in registers.

AB - Cool Mega-Array (CMA) is an energy-efficient reconfigurable accelerator for battery-driven mobile devices. It has a large processing-element array without memory elements for mapping an application's data-flow graph, a simple programmable microcontroller for data management, and data memory. Unlike coarse-grained dynamically reconfigurable processors, CMA reduces power consumption by switching hardware context and storing intermediate data in registers.

KW - CMA-1

KW - CMA-2

KW - Cool Mega-Array

KW - energy-efficient accelerator

KW - processing-element array

KW - reconfigurable accelerator

UR - https://www.scopus.com/pages/publications/83755180397

UR - https://www.scopus.com/pages/publications/83755180397#tab=citedBy

U2 - 10.1109/MM.2011.94

DO - 10.1109/MM.2011.94

M3 - Article

AN - SCOPUS:83755180397

SN - 0272-1732

VL - 31

SP - 6

EP - 18

JO - IEEE Micro

JF - IEEE Micro

IS - 6

M1 - 6060791

ER -

Cool mega-arrays: Ultralow-power reconfigurable accelerator chips

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this