Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors

Kimiyoshi Usami; Masaru Kudo; Kensaku Matsunaga; Tsubasa Kosaka; Yoshihiro Tsurui; Weihan Wang; Hideharu Amano; Hiroaki Kobayashi; Ryuichi Sakamoto; Mitaro Namiki; Masaaki Kondo; Hiroshi Nakamura

doi:10.1109/ASPDAC.2014.6742995

Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors

Kimiyoshi Usami, Masaru Kudo, Kensaku Matsunaga, Tsubasa Kosaka, Yoshihiro Tsurui, Weihan Wang, Hideharu Amano, Hiroaki Kobayashi, Ryuichi Sakamoto, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

9 Citations (Scopus)

Abstract

This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35% in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15% as compared to the conventional fine-grain power gating technique in the same temperature range.

Original language	English
Title of host publication	2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings
Pages	843-848
Number of pages	6
DOIs	https://doi.org/10.1109/ASPDAC.2014.6742995
Publication status	Published - 2014 Mar 27
Event	2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Suntec, Singapore Duration: 2014 Jan 20 → 2014 Jan 23

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014
Country/Territory	Singapore
City	Suntec
Period	14/1/20 → 14/1/23

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2014.6742995

Cite this

Usami, K., Kudo, M., Matsunaga, K., Kosaka, T., Tsurui, Y., Wang, W., Amano, H., Kobayashi, H., Sakamoto, R., Namiki, M., Kondo, M., & Nakamura, H. (2014). Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. In 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings (pp. 843-848). Article 6742995 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2014.6742995

Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. / Usami, Kimiyoshi; Kudo, Masaru; Matsunaga, Kensaku et al.
2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. 2014. p. 843-848 6742995 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Usami, K, Kudo, M, Matsunaga, K, Kosaka, T, Tsurui, Y, Wang, W, Amano, H, Kobayashi, H, Sakamoto, R, Namiki, M, Kondo, M & Nakamura, H 2014, Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. in 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings., 6742995, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 843-848, 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014, Suntec, Singapore, 14/1/20. https://doi.org/10.1109/ASPDAC.2014.6742995

Usami K, Kudo M, Matsunaga K, Kosaka T, Tsurui Y, Wang W et al. Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. In 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. 2014. p. 843-848. 6742995. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). doi: 10.1109/ASPDAC.2014.6742995

Usami, Kimiyoshi ; Kudo, Masaru ; Matsunaga, Kensaku et al. / Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. 2014. pp. 843-848 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

@inproceedings{9771ba9bd7574e5680af4ed8f043a361,

title = "Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors",

abstract = "This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35% in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15% as compared to the conventional fine-grain power gating technique in the same temperature range.",

author = "Kimiyoshi Usami and Masaru Kudo and Kensaku Matsunaga and Tsubasa Kosaka and Yoshihiro Tsurui and Weihan Wang and Hideharu Amano and Hiroaki Kobayashi and Ryuichi Sakamoto and Mitaro Namiki and Masaaki Kondo and Hiroshi Nakamura",

year = "2014",

month = mar,

day = "27",

doi = "10.1109/ASPDAC.2014.6742995",

language = "English",

isbn = "9781479928163",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "843--848",

booktitle = "2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings",

note = "2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 ; Conference date: 20-01-2014 Through 23-01-2014",

}

TY - GEN

T1 - Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors

AU - Usami, Kimiyoshi

AU - Kudo, Masaru

AU - Matsunaga, Kensaku

AU - Kosaka, Tsubasa

AU - Tsurui, Yoshihiro

AU - Wang, Weihan

AU - Amano, Hideharu

AU - Kobayashi, Hiroaki

AU - Sakamoto, Ryuichi

AU - Namiki, Mitaro

AU - Kondo, Masaaki

AU - Nakamura, Hiroshi

PY - 2014/3/27

Y1 - 2014/3/27

N2 - This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35% in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15% as compared to the conventional fine-grain power gating technique in the same temperature range.

AB - This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35% in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15% as compared to the conventional fine-grain power gating technique in the same temperature range.

UR - http://www.scopus.com/inward/record.url?scp=84897843403&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897843403&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2014.6742995

DO - 10.1109/ASPDAC.2014.6742995

M3 - Conference contribution

AN - SCOPUS:84897843403

SN - 9781479928163

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 843

EP - 848

BT - 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings

T2 - 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014

Y2 - 20 January 2014 through 23 January 2014

ER -

Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this