Development of sensitivity and offset calibratable capacitance detection CMOS IC using PLL configuration

Yoshinori Matsumoto, Miho Matsuura, G. R. Dharmasena, Makoto Ishida

Research output: Contribution to journal › Article › peer-review

Fingerprint

Dive into the research topics of 'Development of sensitivity and offset calibratable capacitance detection CMOS IC using PLL configuration'. Together they form a unique fingerprint.

Engineering & Materials Science