FPGA-Based Acceleration of FDTD Sound Field Rendering

Yiyu Tan, Toshiyuki Imamura, Masaaki Kondo

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


Sound field rendering is computation-intensive and memory-intensive. This research investigates an FPGA-based accelerator for sound field rendering with an FDTD scheme, in which wave equations are directly implemented by reconfigurable hardware, and spatial blocking is applied to alleviate the memory bandwidth requirement. Compared to software simulation performed on a desktop machine with 128 GB DDR4 RAMs and an Intel i7-7820X processor running at 3.6 GHz, the proposed FPGA-based accelerator achieves up to 2.98 times more in computing performance in the case of different layer sizes and different numbers of nodes computed in parallel even though the FPGA system runs at about 267 MHz.

Original languageEnglish
Pages (from-to)542-556
Number of pages15
JournalAES: Journal of the Audio Engineering Society
Issue number7-8
Publication statusPublished - 2021 Jul
Externally publishedYes

ASJC Scopus subject areas

  • General Engineering
  • Music


Dive into the research topics of 'FPGA-Based Acceleration of FDTD Sound Field Rendering'. Together they form a unique fingerprint.

Cite this