High-throughput and low-cost hardware accelerator for privacy preserving publishing

Fumito Yamaguchi; Hiroaki Nishi

doi:10.1109/FCCM.2014.77

High-throughput and low-cost hardware accelerator for privacy preserving publishing

Fumito Yamaguchi, Hiroaki Nishi

Department of System Design Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Deep Packet Inspection (DPI) has become crucial for providing rich internet services, such as intrusion and phishing protection, but the use of DPI raises concerns for protecting the privacy of internet users. In this paper, a RAM-based hardware anonymizer is proposed for implementation on a Virtex-5 FPGA device. The results of the hardware anonymizer showed that the proposed architecture reduced circuit usage by 40%.

Original language	English
Title of host publication	Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	242
Number of pages	1
ISBN (Electronic)	9781479951116
DOIs	https://doi.org/10.1109/FCCM.2014.77
Publication status	Published - 2014 Jul 21
Event	22nd IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014 - Boston, United States Duration: 2014 May 11 → 2014 May 13

Publication series

Name	Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014

Other

Other	22nd IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014
Country/Territory	United States
City	Boston
Period	14/5/11 → 14/5/13

ASJC Scopus subject areas

Hardware and Architecture
Software
Electrical and Electronic Engineering

Access to Document

10.1109/FCCM.2014.77

Cite this

Yamaguchi, F., & Nishi, H. (2014). High-throughput and low-cost hardware accelerator for privacy preserving publishing. In Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014 (pp. 242). Article 6861639 (Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FCCM.2014.77

High-throughput and low-cost hardware accelerator for privacy preserving publishing. / Yamaguchi, Fumito; Nishi, Hiroaki.
Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 242 6861639 (Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Yamaguchi, F & Nishi, H 2014, High-throughput and low-cost hardware accelerator for privacy preserving publishing. in Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014., 6861639, Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014, Institute of Electrical and Electronics Engineers Inc., pp. 242, 22nd IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014, Boston, United States, 14/5/11. https://doi.org/10.1109/FCCM.2014.77

Yamaguchi F, Nishi H. High-throughput and low-cost hardware accelerator for privacy preserving publishing. In Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 242. 6861639. (Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014). doi: 10.1109/FCCM.2014.77

Yamaguchi, Fumito ; Nishi, Hiroaki. / High-throughput and low-cost hardware accelerator for privacy preserving publishing. Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 242 (Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014).

@inproceedings{17554db4274c40639258b8ea854279db,

title = "High-throughput and low-cost hardware accelerator for privacy preserving publishing",

abstract = "Deep Packet Inspection (DPI) has become crucial for providing rich internet services, such as intrusion and phishing protection, but the use of DPI raises concerns for protecting the privacy of internet users. In this paper, a RAM-based hardware anonymizer is proposed for implementation on a Virtex-5 FPGA device. The results of the hardware anonymizer showed that the proposed architecture reduced circuit usage by 40%.",

author = "Fumito Yamaguchi and Hiroaki Nishi",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.; 22nd IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014 ; Conference date: 11-05-2014 Through 13-05-2014",

year = "2014",

month = jul,

day = "21",

doi = "10.1109/FCCM.2014.77",

language = "English",

series = "Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "242",

booktitle = "Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",

}

TY - GEN

T1 - High-throughput and low-cost hardware accelerator for privacy preserving publishing

AU - Yamaguchi, Fumito

AU - Nishi, Hiroaki

PY - 2014/7/21

Y1 - 2014/7/21

N2 - Deep Packet Inspection (DPI) has become crucial for providing rich internet services, such as intrusion and phishing protection, but the use of DPI raises concerns for protecting the privacy of internet users. In this paper, a RAM-based hardware anonymizer is proposed for implementation on a Virtex-5 FPGA device. The results of the hardware anonymizer showed that the proposed architecture reduced circuit usage by 40%.

AB - Deep Packet Inspection (DPI) has become crucial for providing rich internet services, such as intrusion and phishing protection, but the use of DPI raises concerns for protecting the privacy of internet users. In this paper, a RAM-based hardware anonymizer is proposed for implementation on a Virtex-5 FPGA device. The results of the hardware anonymizer showed that the proposed architecture reduced circuit usage by 40%.

UR - http://www.scopus.com/inward/record.url?scp=84912529376&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84912529376&partnerID=8YFLogxK

U2 - 10.1109/FCCM.2014.77

DO - 10.1109/FCCM.2014.77

M3 - Conference contribution

AN - SCOPUS:84912529376

T3 - Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014

SP - 242

BT - Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 22nd IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014

Y2 - 11 May 2014 through 13 May 2014

ER -

High-throughput and low-cost hardware accelerator for privacy preserving publishing

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this