TY - GEN
T1 - Implementation of FM-Index Based Pattern Search on a Multi-FPGA System
AU - Ullah, M. M.Imdad
AU - Ben Ahmed, Akram
AU - Amano, Hideharu
PY - 2020
Y1 - 2020
N2 - Pattern matching is a versatile task which has a variety of applications including genome sequencing as a major application. During the analysis, short read mapping technique is used where short DNA sequences are mapped relative to a known reference sequence. This paper discusses the use of reconfigurable hardware to accelerate the short read mapping problem. The proposed design is based on the FM-index algorithm. Although several pattern matching techniques are available, FM-index based pattern search is perfectly suitable for genome sequencing due to the fastest mapping from known indices. In order to make use of inherent parallelism, a multi-FPGA system called Flow-in-Cloud (FiC) is used. FiC consists of multiple boards, mounting middle scale Xilinx’s FPGAs and SDRAMs, which are tightly coupled with high speed serial links. By distributing the input data transfer with I/O ring network and broadcasting I-Table, C-Table and Suffix-Array with the board-to-board interconnection network, about 10 times performance improvement was achieved when compared to the software implementation. Since the proposed method is scalable to the number of boards, we can obtain the required performance by increasing the number of boards.
AB - Pattern matching is a versatile task which has a variety of applications including genome sequencing as a major application. During the analysis, short read mapping technique is used where short DNA sequences are mapped relative to a known reference sequence. This paper discusses the use of reconfigurable hardware to accelerate the short read mapping problem. The proposed design is based on the FM-index algorithm. Although several pattern matching techniques are available, FM-index based pattern search is perfectly suitable for genome sequencing due to the fastest mapping from known indices. In order to make use of inherent parallelism, a multi-FPGA system called Flow-in-Cloud (FiC) is used. FiC consists of multiple boards, mounting middle scale Xilinx’s FPGAs and SDRAMs, which are tightly coupled with high speed serial links. By distributing the input data transfer with I/O ring network and broadcasting I-Table, C-Table and Suffix-Array with the board-to-board interconnection network, about 10 times performance improvement was achieved when compared to the software implementation. Since the proposed method is scalable to the number of boards, we can obtain the required performance by increasing the number of boards.
UR - http://www.scopus.com/inward/record.url?scp=85083033959&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85083033959&partnerID=8YFLogxK
U2 - 10.1007/978-3-030-44534-8_28
DO - 10.1007/978-3-030-44534-8_28
M3 - Conference contribution
AN - SCOPUS:85083033959
SN - 9783030445331
T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
SP - 376
EP - 391
BT - Applied Reconfigurable Computing. Architectures, Tools, and Applications - 16th International Symposium, ARC 2020, Proceedings
A2 - Rincón, Fernando
A2 - Barba, Jesús
A2 - Caba, Julián
A2 - So, Hayden K.H.
A2 - Diniz, Pedro
PB - Springer
T2 - 16th International Symposium on Applied Reconfigurable Computing, ARC 2020
Y2 - 1 April 2020 through 3 April 2020
ER -