TY - GEN
T1 - Local Traffic-Based Energy-Efficient Hybrid Switching for On-Chip Networks
AU - He, Yuan
AU - Jiao, Jinyu
AU - Kondo, Masaaki
N1 - Funding Information:
We would like to sincerely thank the anonymous reviewers for their valuable comments. This work was supported, in part, by JST CREST from Japan with Grant JPMJCR18K1, by JSPS KAKENHI from Japan with Grant JP20K23315, and by the Natural Science Foundation of Liaoning Province in China under Grant 20180550194.
Publisher Copyright:
© 2021 IEEE.
PY - 2021/3
Y1 - 2021/3
N2 - Advanced flow control mechanisms employed by modern on-chip networks are the reasons of large energy footprint and long per-hop latency. On the other hand, dated and simpler flow controls such as circuit switching can draw far less power and offer an end-to-end latency analogous to wire delay. In this paper, we present a hybrid flow control mechanism, which mixes both virtual channels and circuit-switching, to provide a latency-competitive and energy-efficient on-chip network design. Contrary to existing hybrid switching designs, our proposal is based on local traffic so that circuits are formed without the knowledge of end-to-end traffic. When compared to on-chip networks with virtual channels, our proposal achieves a very competitive latency per flit, for up to 4% lower, while also dramatically suppressing the energy per flit by up to 18%.
AB - Advanced flow control mechanisms employed by modern on-chip networks are the reasons of large energy footprint and long per-hop latency. On the other hand, dated and simpler flow controls such as circuit switching can draw far less power and offer an end-to-end latency analogous to wire delay. In this paper, we present a hybrid flow control mechanism, which mixes both virtual channels and circuit-switching, to provide a latency-competitive and energy-efficient on-chip network design. Contrary to existing hybrid switching designs, our proposal is based on local traffic so that circuits are formed without the knowledge of end-to-end traffic. When compared to on-chip networks with virtual channels, our proposal achieves a very competitive latency per flit, for up to 4% lower, while also dramatically suppressing the energy per flit by up to 18%.
KW - energy
KW - hybrid switching
KW - latency
KW - local traffic
KW - on-chip networks
UR - http://www.scopus.com/inward/record.url?scp=85105442069&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85105442069&partnerID=8YFLogxK
U2 - 10.1109/PDP52278.2021.00039
DO - 10.1109/PDP52278.2021.00039
M3 - Conference contribution
AN - SCOPUS:85105442069
T3 - Proceedings - 29th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2021
SP - 198
EP - 206
BT - Proceedings - 29th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2021
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 29th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2021
Y2 - 10 March 2021 through 12 March 2021
ER -