Martini: A network interface controller chip for high performance computing with distributed PCs

Konosuke Watanabe; Tomohiro Otsuka; Junichiro Tsuchiya; Hiroaki Nishi; Junji Yamamoto; Noboru Tanabe; Tomohiro Kudoh; Hideharu Amano

doi:10.1109/TPDS.2007.1064

Martini: A network interface controller chip for high performance computing with distributed PCs

Konosuke Watanabe, Tomohiro Otsuka, Junichiro Tsuchiya, Hiroaki Nishi, Junji Yamamoto, Noboru Tanabe, Tomohiro Kudoh, Hideharu Amano

Research output: Contribution to journal › Article › peer-review

6 Citations (Scopus)

Abstract

In this paper, "Martini," a network interface controller chip for our original network called RHiNET is described. Martini is designed to provide high-bandwidth and low-latency communication with small overhead. To obtain high performance communication, protected user-level zero-copy RDMA communication functions are completely implemented by a hardwired logic. Also, to reduce the communication latency efficiently, we have proposed PIO-based communication mechanisms called "On-the-fly (OTF)" and have implemented them on Martini. The evaluation results show that Martini connected to a 64bit/66MHz PCI-bus achieves 470MByte/s maximum bidirectional bandwidth and 1.74 μsec minimum latency on host-to-host memory copying.

Original language	English
Pages (from-to)	1282-1295
Number of pages	14
Journal	IEEE Transactions on Parallel and Distributed Systems
Volume	18
Issue number	9
DOIs	https://doi.org/10.1109/TPDS.2007.1064
Publication status	Published - 2007 Sept

Keywords

Network Interface Controller
PC Clusters
RHiNET
System Area Network

ASJC Scopus subject areas

Signal Processing
Hardware and Architecture
Computational Theory and Mathematics

Access to Document

10.1109/TPDS.2007.1064

Cite this

@article{0babddaebc2745169fca65c0de00874f,

title = "Martini: A network interface controller chip for high performance computing with distributed PCs",

abstract = "In this paper, {"}Martini,{"} a network interface controller chip for our original network called RHiNET is described. Martini is designed to provide high-bandwidth and low-latency communication with small overhead. To obtain high performance communication, protected user-level zero-copy RDMA communication functions are completely implemented by a hardwired logic. Also, to reduce the communication latency efficiently, we have proposed PIO-based communication mechanisms called {"}On-the-fly (OTF){"} and have implemented them on Martini. The evaluation results show that Martini connected to a 64bit/66MHz PCI-bus achieves 470MByte/s maximum bidirectional bandwidth and 1.74 μsec minimum latency on host-to-host memory copying.",

keywords = "Network Interface Controller, PC Clusters, RHiNET, System Area Network",

author = "Konosuke Watanabe and Tomohiro Otsuka and Junichiro Tsuchiya and Hiroaki Nishi and Junji Yamamoto and Noboru Tanabe and Tomohiro Kudoh and Hideharu Amano",

year = "2007",

month = sep,

doi = "10.1109/TPDS.2007.1064",

language = "English",

volume = "18",

pages = "1282--1295",

journal = "IEEE Transactions on Parallel and Distributed Systems",

issn = "1045-9219",

publisher = "IEEE Computer Society",

number = "9",

}

TY - JOUR

T1 - Martini

T2 - A network interface controller chip for high performance computing with distributed PCs

AU - Watanabe, Konosuke

AU - Otsuka, Tomohiro

AU - Tsuchiya, Junichiro

AU - Nishi, Hiroaki

AU - Yamamoto, Junji

AU - Tanabe, Noboru

AU - Kudoh, Tomohiro

AU - Amano, Hideharu

PY - 2007/9

Y1 - 2007/9

N2 - In this paper, "Martini," a network interface controller chip for our original network called RHiNET is described. Martini is designed to provide high-bandwidth and low-latency communication with small overhead. To obtain high performance communication, protected user-level zero-copy RDMA communication functions are completely implemented by a hardwired logic. Also, to reduce the communication latency efficiently, we have proposed PIO-based communication mechanisms called "On-the-fly (OTF)" and have implemented them on Martini. The evaluation results show that Martini connected to a 64bit/66MHz PCI-bus achieves 470MByte/s maximum bidirectional bandwidth and 1.74 μsec minimum latency on host-to-host memory copying.

AB - In this paper, "Martini," a network interface controller chip for our original network called RHiNET is described. Martini is designed to provide high-bandwidth and low-latency communication with small overhead. To obtain high performance communication, protected user-level zero-copy RDMA communication functions are completely implemented by a hardwired logic. Also, to reduce the communication latency efficiently, we have proposed PIO-based communication mechanisms called "On-the-fly (OTF)" and have implemented them on Martini. The evaluation results show that Martini connected to a 64bit/66MHz PCI-bus achieves 470MByte/s maximum bidirectional bandwidth and 1.74 μsec minimum latency on host-to-host memory copying.

KW - Network Interface Controller

KW - PC Clusters

KW - RHiNET

KW - System Area Network

UR - http://www.scopus.com/inward/record.url?scp=34548280819&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548280819&partnerID=8YFLogxK

U2 - 10.1109/TPDS.2007.1064

DO - 10.1109/TPDS.2007.1064

M3 - Article

AN - SCOPUS:34548280819

SN - 1045-9219

VL - 18

SP - 1282

EP - 1295

JO - IEEE Transactions on Parallel and Distributed Systems

JF - IEEE Transactions on Parallel and Distributed Systems

IS - 9

ER -

Martini: A network interface controller chip for high performance computing with distributed PCs

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this