Multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems

Akram Ben Ahmed, Hiroki Matsutani, Michihiro Koibuchi, Kimiyoshi Usami, Hideharu Amano

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


In this paper, the Multi-voltage (multi-Vdd) variable pipeline router is proposed to reduce the power consumption of Networkon- Chips (NoCs) designed for Chip Multi-processors (CMPs). The multi- Vdd variable pipeline router adjusts its pipeline depth (i.e., communication latency) and supply voltage level in response to the applied workload. Unlike Dynamic Voltage and Frequency Scaling (DVFS) routers, the operating frequency remains the same for all routers throughout the CMP; thus, omitting the need to synchronize neighboring routers working at different frequencies. Two types of router architectures are presented: a Coarse- Grained Variable Pipeline (CG-VP) router that changes the voltage supplied to the entire router, and a Fine-Grained Variable Pipeline (FG-VP) router that uses a finer power partition. The evaluation results showed that the CG-VP and FG-VP routers achieve a 22.9% and 35.3% power reduction on average with 14% and 23% area overhead in comparison with a baseline router without variable pipelines, respectively. Thanks to the adopted lookahead mechanism to switch the supply voltage, the performance overhead is only 4.4%.

Original languageEnglish
Pages (from-to)909-917
Number of pages9
JournalIEICE Transactions on Electronics
Issue number8
Publication statusPublished - 2016 Aug 1


  • Low power networks
  • Multi-Vdd
  • Network-on-Chips

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'Multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems'. Together they form a unique fingerprint.

Cite this