Proximity inter-chip communication

Tadahiro Kuroda

doi:10.1109/ICSICT.2006.306462

Proximity inter-chip communication

Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of 1Gb/s per channel. 1024 data transceivers are arranged with a pitch of 30μm. The total layout area is 2mm² in 0.18μm. CMOS and the chip thickness is 10μm. 4-phase TDMA reduces crosstalk and the BER is <10^-12. Bi-phase modulation is used to improve noise immunity, reducing power in the transceiver.

Original language	English
Title of host publication	ICSICT-2006
Subtitle of host publication	2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings
Publisher	IEEE Computer Society
Pages	1841-1844
Number of pages	4
ISBN (Print)	1424401615, 9781424401611
DOIs	https://doi.org/10.1109/ICSICT.2006.306462
Publication status	Published - 2006 Jan 1
Event	ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology - Shanghai, China Duration: 2006 Oct 23 → 2006 Oct 26

Publication series

Name	ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

Other

Other	ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology
Country/Territory	China
City	Shanghai
Period	06/10/23 → 06/10/26

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/ICSICT.2006.306462

Cite this

Kuroda, T. (2006). Proximity inter-chip communication. In ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings (pp. 1841-1844). Article 4098558 (ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings). IEEE Computer Society. https://doi.org/10.1109/ICSICT.2006.306462

Proximity inter-chip communication. / Kuroda, Tadahiro.
ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings. IEEE Computer Society, 2006. p. 1841-1844 4098558 (ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kuroda, T 2006, Proximity inter-chip communication. in ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings., 4098558, ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings, IEEE Computer Society, pp. 1841-1844, ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Shanghai, China, 06/10/23. https://doi.org/10.1109/ICSICT.2006.306462

@inproceedings{290e9ad9735148a68c27e94100e598ec,

title = "Proximity inter-chip communication",

abstract = "A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of 1Gb/s per channel. 1024 data transceivers are arranged with a pitch of 30μm. The total layout area is 2mm2 in 0.18μm. CMOS and the chip thickness is 10μm. 4-phase TDMA reduces crosstalk and the BER is <10-12. Bi-phase modulation is used to improve noise immunity, reducing power in the transceiver.",

author = "Tadahiro Kuroda",

year = "2006",

month = jan,

day = "1",

doi = "10.1109/ICSICT.2006.306462",

language = "English",

isbn = "1424401615",

series = "ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",

publisher = "IEEE Computer Society",

pages = "1841--1844",

booktitle = "ICSICT-2006",

note = "ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology ; Conference date: 23-10-2006 Through 26-10-2006",

}

TY - GEN

T1 - Proximity inter-chip communication

AU - Kuroda, Tadahiro

PY - 2006/1/1

Y1 - 2006/1/1

N2 - A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of 1Gb/s per channel. 1024 data transceivers are arranged with a pitch of 30μm. The total layout area is 2mm2 in 0.18μm. CMOS and the chip thickness is 10μm. 4-phase TDMA reduces crosstalk and the BER is <10-12. Bi-phase modulation is used to improve noise immunity, reducing power in the transceiver.

AB - A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of 1Gb/s per channel. 1024 data transceivers are arranged with a pitch of 30μm. The total layout area is 2mm2 in 0.18μm. CMOS and the chip thickness is 10μm. 4-phase TDMA reduces crosstalk and the BER is <10-12. Bi-phase modulation is used to improve noise immunity, reducing power in the transceiver.

UR - http://www.scopus.com/inward/record.url?scp=34547358274&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547358274&partnerID=8YFLogxK

U2 - 10.1109/ICSICT.2006.306462

DO - 10.1109/ICSICT.2006.306462

M3 - Conference contribution

AN - SCOPUS:34547358274

SN - 1424401615

SN - 9781424401611

T3 - ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

SP - 1841

EP - 1844

BT - ICSICT-2006

PB - IEEE Computer Society

T2 - ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology

Y2 - 23 October 2006 through 26 October 2006

ER -

Proximity inter-chip communication

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this