Reconfigurable phase-locked loops on FPGA utilizing intrinsic synchronizability

H. Tanaka, A. Hasegawa, S. Haruyama

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


A new digital phase-locked loop (PLL) tested on a field programmable gate array (FPGA) was designed. Intrinsic synchronizability of electrical operators was utilized by PLL. Dynamically reconfigurable clock networks was provided by PLL which did not require an analog element like control voltage.

Original languageEnglish
Pages (from-to)77-78
Number of pages2
JournalElectronics Letters
Issue number2
Publication statusPublished - 2001 Jan 18
Externally publishedYes

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Reconfigurable phase-locked loops on FPGA utilizing intrinsic synchronizability'. Together they form a unique fingerprint.

Cite this