Special session on bringing cores closer together: The wireless revolution in on-chip communication

Terrence Mak; Hiroki Matsutani; Partha Pratim Pande

doi:10.1109/VTS.2018.8368638

Special session on bringing cores closer together: The wireless revolution in on-chip communication

Terrence Mak, Hiroki Matsutani, Partha Pratim Pande

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.

Original language	English
Title of host publication	Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018
Publisher	IEEE Computer Society
Pages	1
Number of pages	1
ISBN (Electronic)	9781538637746
DOIs	https://doi.org/10.1109/VTS.2018.8368638
Publication status	Published - 2018 May 29
Event	36th IEEE VLSI Test Symposium, VTS 2018 - San Francisco, United States Duration: 2018 Apr 22 → 2018 Apr 25

Publication series

Name	Proceedings of the IEEE VLSI Test Symposium
Volume	2018-April

Other

Other	36th IEEE VLSI Test Symposium, VTS 2018
Country/Territory	United States
City	San Francisco
Period	18/4/22 → 18/4/25

ASJC Scopus subject areas

Computer Science Applications
Electrical and Electronic Engineering

Access to Document

10.1109/VTS.2018.8368638

Cite this

Special session on bringing cores closer together: The wireless revolution in on-chip communication. / Mak, Terrence; Matsutani, Hiroki; Pande, Partha Pratim.
Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018. IEEE Computer Society, 2018. p. 1 (Proceedings of the IEEE VLSI Test Symposium; Vol. 2018-April).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Mak, T, Matsutani, H & Pande, PP 2018, Special session on bringing cores closer together: The wireless revolution in on-chip communication. in Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018. Proceedings of the IEEE VLSI Test Symposium, vol. 2018-April, IEEE Computer Society, pp. 1, 36th IEEE VLSI Test Symposium, VTS 2018, San Francisco, United States, 18/4/22. https://doi.org/10.1109/VTS.2018.8368638

@inproceedings{3ef7ae4df85d4b4d86cbbc6249a8c74d,

title = "Special session on bringing cores closer together: The wireless revolution in on-chip communication",

abstract = "The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.",

author = "Terrence Mak and Hiroki Matsutani and Pande, {Partha Pratim}",

note = "Publisher Copyright: {\textcopyright} 2018 IEEE.; 36th IEEE VLSI Test Symposium, VTS 2018 ; Conference date: 22-04-2018 Through 25-04-2018",

year = "2018",

month = may,

day = "29",

doi = "10.1109/VTS.2018.8368638",

language = "English",

series = "Proceedings of the IEEE VLSI Test Symposium",

publisher = "IEEE Computer Society",

pages = "1",

booktitle = "Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018",

}

TY - GEN

T1 - Special session on bringing cores closer together

T2 - 36th IEEE VLSI Test Symposium, VTS 2018

AU - Mak, Terrence

AU - Matsutani, Hiroki

AU - Pande, Partha Pratim

PY - 2018/5/29

Y1 - 2018/5/29

N2 - The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.

AB - The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.

UR - http://www.scopus.com/inward/record.url?scp=85048367027&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048367027&partnerID=8YFLogxK

U2 - 10.1109/VTS.2018.8368638

DO - 10.1109/VTS.2018.8368638

M3 - Conference contribution

AN - SCOPUS:85048367027

T3 - Proceedings of the IEEE VLSI Test Symposium

SP - 1

BT - Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018

PB - IEEE Computer Society

Y2 - 22 April 2018 through 25 April 2018

ER -

Special session on bringing cores closer together: The wireless revolution in on-chip communication

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this