System LSI: Challenges and opportunities

Tadahiro Kuroda

doi:10.1093/ietele/e89-c.3.213

System LSI: Challenges and opportunities

Tadahiro Kuroda

Research output: Contribution to journal › Article › peer-review

1 Citation (Scopus)

Abstract

Scaling of CMOS Integrated Circuit is becoming difficult, due mainly to rapid increase in power dissipation. How will the semiconductor technology and industry develop" This paper discusses challenges and opportunities in system LSI from three levels of perspectives: transistor level (physics), IC level (electronics), and business level (economics).

Original language	English
Pages (from-to)	213-220
Number of pages	8
Journal	IEICE Transactions on Electronics
Volume	E89-C
Issue number	3
DOIs	https://doi.org/10.1093/ietele/e89-c.3.213
Publication status	Published - 2006
Externally published	Yes

Keywords

CMOS
Communications
Computing
IC design
Power aware
Scaling

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1093/ietele/e89-c.3.213

Cite this

@article{ea9f8f7bef844c1fb2729381f97341ed,

title = "System LSI: Challenges and opportunities",

abstract = "Scaling of CMOS Integrated Circuit is becoming difficult, due mainly to rapid increase in power dissipation. How will the semiconductor technology and industry develop{"} This paper discusses challenges and opportunities in system LSI from three levels of perspectives: transistor level (physics), IC level (electronics), and business level (economics).",

keywords = "CMOS, Communications, Computing, IC design, Power aware, Scaling",

author = "Tadahiro Kuroda",

year = "2006",

doi = "10.1093/ietele/e89-c.3.213",

language = "English",

volume = "E89-C",

pages = "213--220",

journal = "IEICE Transactions on Electronics",

issn = "0916-8524",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "3",

}

TY - JOUR

T1 - System LSI

T2 - Challenges and opportunities

AU - Kuroda, Tadahiro

PY - 2006

Y1 - 2006

N2 - Scaling of CMOS Integrated Circuit is becoming difficult, due mainly to rapid increase in power dissipation. How will the semiconductor technology and industry develop" This paper discusses challenges and opportunities in system LSI from three levels of perspectives: transistor level (physics), IC level (electronics), and business level (economics).

AB - Scaling of CMOS Integrated Circuit is becoming difficult, due mainly to rapid increase in power dissipation. How will the semiconductor technology and industry develop" This paper discusses challenges and opportunities in system LSI from three levels of perspectives: transistor level (physics), IC level (electronics), and business level (economics).

KW - CMOS

KW - Communications

KW - Computing

KW - IC design

KW - Power aware

KW - Scaling

UR - http://www.scopus.com/inward/record.url?scp=33645786998&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33645786998&partnerID=8YFLogxK

U2 - 10.1093/ietele/e89-c.3.213

DO - 10.1093/ietele/e89-c.3.213

M3 - Article

AN - SCOPUS:33645786998

SN - 0916-8524

VL - E89-C

SP - 213

EP - 220

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

IS - 3

ER -

System LSI: Challenges and opportunities

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this