The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW

Miho Yamakura; Kazuei Hironaka; Keita Azegami; Kazusa Musha; Hideharu Amano

doi:10.1145/3337801.3337805

The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW

Miho Yamakura, Kazuei Hironaka, Keita Azegami, Kazusa Musha, Hideharu Amano

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.

Original language	English
Title of host publication	Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019
Publisher	Association for Computing Machinery
ISBN (Electronic)	9781450372558
DOIs	https://doi.org/10.1145/3337801.3337805
Publication status	Published - 2019 Jun 6
Event	10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019 - Nagasaki, Japan Duration: 2019 Jun 6 → 2019 Jun 7

Publication series

Name	ACM International Conference Proceeding Series

Conference

Conference	10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019
Country/Territory	Japan
City	Nagasaki
Period	19/6/6 → 19/6/7

ASJC Scopus subject areas

Software
Human-Computer Interaction
Computer Vision and Pattern Recognition
Computer Networks and Communications

Access to Document

10.1145/3337801.3337805

Cite this

Yamakura, M., Hironaka, K., Azegami, K., Musha, K., & Amano, H. (2019). The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. In Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019 Article 15 (ACM International Conference Proceeding Series). Association for Computing Machinery. https://doi.org/10.1145/3337801.3337805

The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. / Yamakura, Miho; Hironaka, Kazuei; Azegami, Keita et al.
Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019. Association for Computing Machinery, 2019. 15 (ACM International Conference Proceeding Series).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Yamakura, M, Hironaka, K, Azegami, K, Musha, K & Amano, H 2019, The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. in Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019., 15, ACM International Conference Proceeding Series, Association for Computing Machinery, 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019, Nagasaki, Japan, 19/6/6. https://doi.org/10.1145/3337801.3337805

Yamakura M, Hironaka K, Azegami K, Musha K, Amano H. The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. In Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019. Association for Computing Machinery. 2019. 15. (ACM International Conference Proceeding Series). doi: 10.1145/3337801.3337805

@inproceedings{c9d606cfb82448ab93ee8a7dd513e36b,

title = "The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW",

abstract = "FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.",

author = "Miho Yamakura and Kazuei Hironaka and Keita Azegami and Kazusa Musha and Hideharu Amano",

note = "Publisher Copyright: {\textcopyright} 2019 Copyright held by the owner/author(s).; 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019 ; Conference date: 06-06-2019 Through 07-06-2019",

year = "2019",

month = jun,

day = "6",

doi = "10.1145/3337801.3337805",

language = "English",

series = "ACM International Conference Proceeding Series",

publisher = "Association for Computing Machinery",

booktitle = "Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019",

}

TY - GEN

T1 - The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW

AU - Yamakura, Miho

AU - Hironaka, Kazuei

AU - Azegami, Keita

AU - Musha, Kazusa

AU - Amano, Hideharu

PY - 2019/6/6

Y1 - 2019/6/6

N2 - FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.

AB - FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.

UR - http://www.scopus.com/inward/record.url?scp=85070557291&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85070557291&partnerID=8YFLogxK

U2 - 10.1145/3337801.3337805

DO - 10.1145/3337801.3337805

M3 - Conference contribution

AN - SCOPUS:85070557291

T3 - ACM International Conference Proceeding Series

BT - Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019

PB - Association for Computing Machinery

T2 - 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019

Y2 - 6 June 2019 through 7 June 2019

ER -

The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this