Abstract
A software/hardware co-design system for a Trax solver is proposed. Implementation of Trax AI is challenging due to its complicated rules, so we adopted an embedded system called Zynq (Zynq-7000 AP SoC) and introduced a High Level Synthesis (HLS) design. We also added Deep Q-Network, a machine learning algorithm, to the system for use as an evaluation function. Our solver automatically optimizes its own evaluation function through games with humans or other AIs. The implemented solver works with a 150-MHz clock on the Xilinx XC7Z020-CLG484 of a Digilent ZedBoard. A part of the Deep Q-Network job can be executed on the FPGA of the Zynq board more than 26 times faster than with ARM Coretex-A9 650-MHz software.
Original language | English |
---|---|
Title of host publication | 2015 International Conference on Field Programmable Technology, FPT 2015 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 272-275 |
Number of pages | 4 |
ISBN (Print) | 9781467390910 |
DOIs | |
Publication status | Published - 2016 Jan 25 |
Event | International Conference on Field Programmable Technology, FPT 2015 - Queenstown, New Zealand Duration: 2015 Dec 7 → 2015 Dec 9 |
Other
Other | International Conference on Field Programmable Technology, FPT 2015 |
---|---|
Country/Territory | New Zealand |
City | Queenstown |
Period | 15/12/7 → 15/12/9 |
ASJC Scopus subject areas
- Computer Science Applications
- Hardware and Architecture
- Software