50% Active-power saving without speed degradation using standby power reduction (spr) circuit

Katsuhiro Seta, Hiroyuki Hara, Tadahiro Kuroda, Masakazu Kakumu, Takayasu Sakurai

研究成果: Chapter

ASJC Scopus subject areas

@inbook{3b205a63288c450ba2006a006de3a790,

title = "50% Active-power saving without speed degradation using standby power reduction (spr) circuit",

author = "Katsuhiro Seta and Hiroyuki Hara and Tadahiro Kuroda and Masakazu Kakumu and Takayasu Sakurai",

year = "1998",

month = jan,

day = "1",

doi = "10.1109/9780470545058.sect3",

language = "English",

isbn = "9780780334298",

pages = "95--96",

booktitle = "Low-Power CMOS Design",

publisher = "John Wiley and Sons Inc.",

address = "United States",

}

TY - CHAP

T1 - 50% Active-power saving without speed degradation using standby power reduction (spr) circuit

AU - Seta, Katsuhiro

AU - Hara, Hiroyuki

AU - Kuroda, Tadahiro

AU - Kakumu, Masakazu

AU - Sakurai, Takayasu

PY - 1998/1/1

Y1 - 1998/1/1

UR - http://www.scopus.com/inward/record.url?scp=85051942705&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85051942705&partnerID=8YFLogxK

U2 - 10.1109/9780470545058.sect3

DO - 10.1109/9780470545058.sect3

M3 - Chapter

AN - SCOPUS:85051942705

SN - 9780780334298

SP - 95

EP - 96

BT - Low-Power CMOS Design

PB - John Wiley and Sons Inc.

ER -