The demand for low-power and high-speed chip-to-chip communication between stacked chips in a system in a package (SiP) is increasing day by day. We have proposed and investigated a novel current-sensing technique in an inductive-coupling interchip link. Our current-sensing technique reduces total power dissipation by 60% compared with the conventional voltage-sensing technique without sacrificing either data rate (1 Gbit/s per channel) or bit error rate (<10-12). Additionally, the voltage-sensing technique and the current-sensing technique are compared from the viewpoint of circuit topology and the immunity to device mismatch. From a circuit simulation, the current-sensing technique was shown to have higher immunity to device mismatch and can reduce the transmitter power compared with voltage-sensing technique. We have reached a conclusion that the current-sensing technique is very effective for low-power operation in an inductive-coupling inter-chip link.
|ジャーナル||Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers|
|出版ステータス||Published - 2007 4月 24|
ASJC Scopus subject areas