A 0.11μm CMOS clocked comparator for high-speed serial communications

Yusuke Okaniwa; Hirotaka Tamura; Masaya Kibune; Daisuke Yamazaki; Tsz Shing Cheung; Junji Ogawa; Nestoras Tzartzanis; William W. Walker; Tadahiro Kuroda

A 0.11μm CMOS clocked comparator for high-speed serial communications

Yusuke Okaniwa, Hirotaka Tamura, Masaya Kibune, Daisuke Yamazaki, Tsz Shing Cheung, Junji Ogawa, Nestoras Tzartzanis, William W. Walker, Tadahiro Kuroda

研究成果: Paper › 査読

11 被引用数 (Scopus)

抄録

A differential comparator targeted at receiving 40 Gb/s signals and operating off a single 1.2V supply was designed and fabricated in 0.11 μm CMOS. It comprises a front-end sampler and a regenerative stage with a clocked buffer to achieve a narrow aperture time and a high toggle rate. The regenerative stage output buffer employs an impedance modulation technique based on switching of feedback gain to reduce the reset time while keeping the effective gain high. We confirmed comparator operation with BER less than 10^-12 up to 32 Gb/s at a toggle rate of 8 GHz.

本文言語	English
ページ	198-201
ページ数	4
出版ステータス	Published - 2004 9月 29
イベント	2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI - Honolulu, HI, United States 継続期間: 2004 6月 17 → 2004 6月 19

Other

Other	2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI
国/地域	United States
City	Honolulu, HI
Period	04/6/17 → 04/6/19

ASJC Scopus subject areas

電子材料、光学材料、および磁性材料
電子工学および電気工学

他のファイルとリンク

引用スタイル

@conference{5a0b10f9258448d789f2fdf880b554e1,

title = "A 0.11μm CMOS clocked comparator for high-speed serial communications",

abstract = "A differential comparator targeted at receiving 40 Gb/s signals and operating off a single 1.2V supply was designed and fabricated in 0.11 μm CMOS. It comprises a front-end sampler and a regenerative stage with a clocked buffer to achieve a narrow aperture time and a high toggle rate. The regenerative stage output buffer employs an impedance modulation technique based on switching of feedback gain to reduce the reset time while keeping the effective gain high. We confirmed comparator operation with BER less than 10-12 up to 32 Gb/s at a toggle rate of 8 GHz.",

keywords = "CMOS, Comparator, Regenerative latch",

author = "Yusuke Okaniwa and Hirotaka Tamura and Masaya Kibune and Daisuke Yamazaki and Cheung, {Tsz Shing} and Junji Ogawa and Nestoras Tzartzanis and Walker, {William W.} and Tadahiro Kuroda",

year = "2004",

month = sep,

day = "29",

language = "English",

pages = "198--201",

note = "2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI ; Conference date: 17-06-2004 Through 19-06-2004",

}

TY - CONF

T1 - A 0.11μm CMOS clocked comparator for high-speed serial communications

AU - Okaniwa, Yusuke

AU - Tamura, Hirotaka

AU - Kibune, Masaya

AU - Yamazaki, Daisuke

AU - Cheung, Tsz Shing

AU - Ogawa, Junji

AU - Tzartzanis, Nestoras

AU - Walker, William W.

AU - Kuroda, Tadahiro

PY - 2004/9/29

Y1 - 2004/9/29

N2 - A differential comparator targeted at receiving 40 Gb/s signals and operating off a single 1.2V supply was designed and fabricated in 0.11 μm CMOS. It comprises a front-end sampler and a regenerative stage with a clocked buffer to achieve a narrow aperture time and a high toggle rate. The regenerative stage output buffer employs an impedance modulation technique based on switching of feedback gain to reduce the reset time while keeping the effective gain high. We confirmed comparator operation with BER less than 10-12 up to 32 Gb/s at a toggle rate of 8 GHz.

AB - A differential comparator targeted at receiving 40 Gb/s signals and operating off a single 1.2V supply was designed and fabricated in 0.11 μm CMOS. It comprises a front-end sampler and a regenerative stage with a clocked buffer to achieve a narrow aperture time and a high toggle rate. The regenerative stage output buffer employs an impedance modulation technique based on switching of feedback gain to reduce the reset time while keeping the effective gain high. We confirmed comparator operation with BER less than 10-12 up to 32 Gb/s at a toggle rate of 8 GHz.

KW - CMOS

KW - Comparator

KW - Regenerative latch

UR - http://www.scopus.com/inward/record.url?scp=4544327301&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544327301&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:4544327301

SP - 198

EP - 201

T2 - 2004 Symposium on VLSI Circuits, Digest of Technical Papers, 2004 VLSI

Y2 - 17 June 2004 through 19 June 2004

ER -

A 0.11μm CMOS clocked comparator for high-speed serial communications

抄録

Other

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル