A 9-bit 100-MS/s 1.46-mW tri-level SAR ADC in 65nm CMOS

Yanfei Chen, Sanroku Tsukamoto, Tadahiro Kuroda

    研究成果: Article査読

    3 被引用数 (Scopus)


    A 9-bit 100-MS/s successive approximation register (SAR) ADC with low power and small area has been implemented in 65- nm CMOS technology. A tri-level charge redistribution technique is proposed to reduce DAC switching energy and settling time. By connecting bottom plates of differential capacitor arrays for charge sharing, extra reference voltage is avoided. Two reference voltages charging and discharging the capacitors are chosen to be supply voltage and ground in order to save energy and achieve a rail-to-rail input range. Split capacitor arrays with mismatch calibration are implemented for small area and small input capacitance without linearity degradation. The ADC achieves a peak SNDR of 53.1 dB and consumes 1.46 mW from a 1.2-V supply, resulting in a figure of merit (FOM) of 39 fJ/conversion-step. The total active area is 0.012 mm 2 and the input capacitance is 180 fF.

    ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    出版ステータスPublished - 2010 12月

    ASJC Scopus subject areas

    • 信号処理
    • コンピュータ グラフィックスおよびコンピュータ支援設計
    • 電子工学および電気工学
    • 応用数学


    「A 9-bit 100-MS/s 1.46-mW tri-level SAR ADC in 65nm CMOS」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。