A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology

Koichiro Ishibashi; Nobuyuki Sugii; Kimiyoshi Usami; Hideharu Amano; Kazutoshi Kobayashi; Cong Kha Pham; Hideki Makiyama; Yoshiki Yamamoto; Hirofumi Shinohara; Toshiaki Iwamatsu; Yasuo Yamaguchi; Hidekazu Oda; Takumi Hasegawa; Shinobu Okanishi; Hiroshi Yanagita; Shiro Kamohara; Masaru Kadoshima; Keiichi Maekawa; Tomohiro Yamashita; Duc Hung Le; Takumu Yomogita; Masaru Kudo; Kuniaki Kitamori; Shuya Kondo; Yuuki Manzawa

doi:10.1109/CoolChips.2014.6842954

A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology

Koichiro Ishibashi, Nobuyuki Sugii, Kimiyoshi Usami, Hideharu Amano, Kazutoshi Kobayashi, Cong Kha Pham, Hideki Makiyama, Yoshiki Yamamoto, Hirofumi Shinohara, Toshiaki Iwamatsu, Yasuo Yamaguchi, Hidekazu Oda, Takumi Hasegawa, Shinobu Okanishi, Hiroshi Yanagita, Shiro Kamohara, Masaru Kadoshima, Keiichi Maekawa, Tomohiro Yamashita, Duc Hung LeTakumu Yomogita, Masaru Kudo, Kuniaki Kitamori, Shuya Kondo, Yuuki Manzawa

情報工学科

研究成果: Conference contribution

22 被引用数 (Scopus)

抄録

A 32-bit CPU which operates with the lowest energy of 13.4 pJ/cycle at 0.35V and 14MHz, operates at 0.22V to 1.2V and with 0.14μA sleep current is demonstrated. The low power performance is attained by Reverse-Body-Bias- Assisted 65nm SOTB CMOS (Silicon On Thin Buried oxide) technology. The CPU can operate more than 100 years with 610mAH Li battery.

本文言語	English
ホスト出版物のタイトル	IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII
出版社	IEEE Computer Society
ISBN（印刷版）	9781479938094
DOI	https://doi.org/10.1109/CoolChips.2014.6842954
出版ステータス	Published - 2014
イベント	17th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2014 - Yokohama, Japan 継続期間: 2014 4月 14 → 2014 4月 16

出版物シリーズ

名前	IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII

Other

Other	17th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2014
国/地域	Japan
City	Yokohama
Period	14/4/14 → 14/4/16

ASJC Scopus subject areas

電子工学および電気工学

文献へのアクセス

10.1109/CoolChips.2014.6842954

他のファイルとリンク

フィンガープリント

「A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル

Ishibashi, K., Sugii, N., Usami, K., Amano, H., Kobayashi, K., Pham, C. K., Makiyama, H., Yamamoto, Y., Shinohara, H., Iwamatsu, T., Yamaguchi, Y., Oda, H., Hasegawa, T., Okanishi, S., Yanagita, H., Kamohara, S., Kadoshima, M., Maekawa, K., Yamashita, T., ... Manzawa, Y. (2014). A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology. In IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII Article 6842954 (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII). IEEE Computer Society. https://doi.org/10.1109/CoolChips.2014.6842954

A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology. / Ishibashi, Koichiro; Sugii, Nobuyuki; Usami, Kimiyoshi その他.
IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII. IEEE Computer Society, 2014. 6842954 (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII).

研究成果: Conference contribution

Ishibashi, K, Sugii, N, Usami, K, Amano, H, Kobayashi, K, Pham, CK, Makiyama, H, Yamamoto, Y, Shinohara, H, Iwamatsu, T, Yamaguchi, Y, Oda, H, Hasegawa, T, Okanishi, S, Yanagita, H, Kamohara, S, Kadoshima, M, Maekawa, K, Yamashita, T, Le, DH, Yomogita, T, Kudo, M, Kitamori, K, Kondo, S & Manzawa, Y 2014, A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology. in IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII., 6842954, IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII, IEEE Computer Society, 17th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2014, Yokohama, Japan, 14/4/14. https://doi.org/10.1109/CoolChips.2014.6842954

Ishibashi K, Sugii N, Usami K, Amano H, Kobayashi K, Pham CK その他. A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology. In IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII. IEEE Computer Society. 2014. 6842954. (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII). doi: 10.1109/CoolChips.2014.6842954

Ishibashi, Koichiro ; Sugii, Nobuyuki ; Usami, Kimiyoshi その他. / A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology. IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII. IEEE Computer Society, 2014. (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII).

@inproceedings{888bd4c427754112b33950b5e56da1d2,

title = "A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology",

abstract = "A 32-bit CPU which operates with the lowest energy of 13.4 pJ/cycle at 0.35V and 14MHz, operates at 0.22V to 1.2V and with 0.14μA sleep current is demonstrated. The low power performance is attained by Reverse-Body-Bias- Assisted 65nm SOTB CMOS (Silicon On Thin Buried oxide) technology. The CPU can operate more than 100 years with 610mAH Li battery.",

keywords = "CMOS, MCU, SOI, SOTB",

author = "Koichiro Ishibashi and Nobuyuki Sugii and Kimiyoshi Usami and Hideharu Amano and Kazutoshi Kobayashi and Pham, {Cong Kha} and Hideki Makiyama and Yoshiki Yamamoto and Hirofumi Shinohara and Toshiaki Iwamatsu and Yasuo Yamaguchi and Hidekazu Oda and Takumi Hasegawa and Shinobu Okanishi and Hiroshi Yanagita and Shiro Kamohara and Masaru Kadoshima and Keiichi Maekawa and Tomohiro Yamashita and Le, {Duc Hung} and Takumu Yomogita and Masaru Kudo and Kuniaki Kitamori and Shuya Kondo and Yuuki Manzawa",

year = "2014",

doi = "10.1109/CoolChips.2014.6842954",

language = "English",

isbn = "9781479938094",

series = "IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII",

publisher = "IEEE Computer Society",

booktitle = "IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII",

note = "17th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2014 ; Conference date: 14-04-2014 Through 16-04-2014",

}

TY - GEN

T1 - A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14μA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology

AU - Ishibashi, Koichiro

AU - Sugii, Nobuyuki

AU - Usami, Kimiyoshi

AU - Amano, Hideharu

AU - Kobayashi, Kazutoshi

AU - Pham, Cong Kha

AU - Makiyama, Hideki

AU - Yamamoto, Yoshiki

AU - Shinohara, Hirofumi

AU - Iwamatsu, Toshiaki

AU - Yamaguchi, Yasuo

AU - Oda, Hidekazu

AU - Hasegawa, Takumi

AU - Okanishi, Shinobu

AU - Yanagita, Hiroshi

AU - Kamohara, Shiro

AU - Kadoshima, Masaru

AU - Maekawa, Keiichi

AU - Yamashita, Tomohiro

AU - Le, Duc Hung

AU - Yomogita, Takumu

AU - Kudo, Masaru

AU - Kitamori, Kuniaki

AU - Kondo, Shuya

AU - Manzawa, Yuuki

PY - 2014

Y1 - 2014

N2 - A 32-bit CPU which operates with the lowest energy of 13.4 pJ/cycle at 0.35V and 14MHz, operates at 0.22V to 1.2V and with 0.14μA sleep current is demonstrated. The low power performance is attained by Reverse-Body-Bias- Assisted 65nm SOTB CMOS (Silicon On Thin Buried oxide) technology. The CPU can operate more than 100 years with 610mAH Li battery.

AB - A 32-bit CPU which operates with the lowest energy of 13.4 pJ/cycle at 0.35V and 14MHz, operates at 0.22V to 1.2V and with 0.14μA sleep current is demonstrated. The low power performance is attained by Reverse-Body-Bias- Assisted 65nm SOTB CMOS (Silicon On Thin Buried oxide) technology. The CPU can operate more than 100 years with 610mAH Li battery.

KW - CMOS

KW - MCU

KW - SOI

KW - SOTB

UR - http://www.scopus.com/inward/record.url?scp=84904643914&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84904643914&partnerID=8YFLogxK

U2 - 10.1109/CoolChips.2014.6842954

DO - 10.1109/CoolChips.2014.6842954

M3 - Conference contribution

AN - SCOPUS:84904643914

SN - 9781479938094

T3 - IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII

BT - IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2014 IEEE COOL Chips XVII

PB - IEEE Computer Society

T2 - 17th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2014

Y2 - 14 April 2014 through 16 April 2014

ER -