A resource-efficient design for a reversible floating point adder in quantum computing

Trung Duc Nguyen, Rodney Van Meter

研究成果: Article査読

10 被引用数 (Scopus)


Reversible logic has applications in low-power computing and quantum computing. However, there are few existing designs for reversible floating-point adders and none suitable for quantum computation. In this article, we propose a resource-efficient reversible floating-point adder, suitable for binary quantum computation, improving the design of Nachtigal et al. [2011]. Our work focuses on improving the reversible designs of the alignment unit and the normalization unit, which are the most expensive parts. By changing a few elements of the existing algorithm, including the circuit designs of the RLZC (reversible leading zero counter) and converter, we have reduced the cost by about 68%. We also propose quantum designs adapted to use gates from fault-tolerant libraries. The KQ for our fault-tolerant design is almost 60 times as expensive as for a 32-bit fixed-point addition. We note that the floating-point representation makes in-place, truly reversible arithmetic impossible, requiring us to retain both inputs, which limits the sustainability of its use for quantum computation.

ジャーナルACM Journal on Emerging Technologies in Computing Systems
出版ステータスPublished - 2014 10月 1

ASJC Scopus subject areas

  • ソフトウェア
  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学


「A resource-efficient design for a reversible floating point adder in quantum computing」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。