A very-high-speed ATM switch architecture using internal speed-up technique

Kouichi Genda, Yukihiro Doi, Ken Ichi Endo, Naoaki Yamanaka

研究成果: Article査読

1 被引用数 (Scopus)

抄録

An internal speed-up crossbar-type ATM switch architecture is proposed. This switch accommodates 10 Gbit/s cell streams from AHMs in order to guarantee the QoS of switched cells. A new high-speed arbitration algorithm using three buses on each output line, called the bi-directional arbiter, is used. It handles output contention about twice as fast as the conventional ring-arbiter and has the same fairness function. It increases the switch throughput to 160 Gbit/s efficiently. By combining the high-speed switch and AHMs, it will be able to make a sub-terabit/s ATM switching system for future Broadband ISDN networks.

本文言語English
ページ(範囲)20-27
ページ数8
ジャーナルNTT Review
9
2
出版ステータスPublished - 1997 3月
外部発表はい

ASJC Scopus subject areas

  • コンピュータ ネットワークおよび通信
  • 電子工学および電気工学

フィンガープリント

「A very-high-speed ATM switch architecture using internal speed-up technique」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル