A very high-speed ATM switch architecture using internal speed-up technique

Kouichi Genda, Yukihiro Doi, Kenichi Endo, Naoaki Yamanaka

研究成果: Article査読

抄録

As a switch architecture of the AMC with switch throughput of 160 Gbit/s, we proposed an internal speed-up crossbar-type ATM switch architecture. This switch accommodates 10-Gbit/s cell streams from AHMs in order to guarantee the QoS of switched cells. A new high-speed arbitration algorithm using three buses on each output line, called the bidirectional arbiter, is used. This handles output contention about twice as fast as the conventional ring-arbiter and has the same fairness function. This increases the switch throughput to 160 Gbit/s efficiently. By combining our high-speed switch and AHMs, we should be able to make a sub-terabit/s ATM switching system for the future Broadband ISDN network.

本文言語English
ページ(範囲)847-853
ページ数7
ジャーナルNTT R and D
45
9
出版ステータスPublished - 1996 12月 1
外部発表はい

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「A very high-speed ATM switch architecture using internal speed-up technique」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル