An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology

Jorge Canada; Yui Yoshida; Hiroki Miura; Nobuhiko Nakano

doi:10.1109/ISOCC50952.2020.9333001

An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology

Jorge Canada, Yui Yoshida, Hiroki Miura, Nobuhiko Nakano

電気情報工学科

研究成果: Conference contribution

2 被引用数 (Scopus)

抄録

A scalable low power consumption high-voltage driver comprising only standard low-voltage CMOS transistors is proposed. The circuit is a Stacked MOSFET high-voltage driver. The proposed design stands out for its low power consumption (in the order of microwatts), small area, scalability and self-sufficiency. The main setbacks to be considered are its low switching speed, in the order of microseconds, and the fact that its applicability is limited to capacitive loads and high resistive loads. This paper reports simulation results obtained through the implementation of multiple designs in 0.18 um CMOS technology.

本文言語	English
ホスト出版物のタイトル	Proceedings - International SoC Design Conference, ISOCC 2020
出版社	Institute of Electrical and Electronics Engineers Inc.
ページ	17-18
ページ数	2
ISBN（電子版）	9781728183312
DOI	https://doi.org/10.1109/ISOCC50952.2020.9333001
出版ステータス	Published - 2020 10月 21
イベント	17th International System-on-Chip Design Conference, ISOCC 2020 - Yeosu, Korea, Republic of 継続期間: 2020 10月 21 → 2020 10月 24

出版物シリーズ

名前	Proceedings - International SoC Design Conference, ISOCC 2020

Conference

Conference	17th International System-on-Chip Design Conference, ISOCC 2020
国/地域	Korea, Republic of
City	Yeosu
Period	20/10/21 → 20/10/24

ASJC Scopus subject areas

エネルギー工学および電力技術
電子工学および電気工学
器械工学
人工知能
ハードウェアとアーキテクチャ

文献へのアクセス

10.1109/ISOCC50952.2020.9333001

他のファイルとリンク

引用スタイル

Canada, J., Yoshida, Y., Miura, H., & Nakano, N. (2020). An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology. In Proceedings - International SoC Design Conference, ISOCC 2020 (pp. 17-18). 記事 9333001 (Proceedings - International SoC Design Conference, ISOCC 2020). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC50952.2020.9333001

An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology. / Canada, Jorge; Yoshida, Yui; Miura, Hiroki その他.
Proceedings - International SoC Design Conference, ISOCC 2020. Institute of Electrical and Electronics Engineers Inc., 2020. p. 17-18 9333001 (Proceedings - International SoC Design Conference, ISOCC 2020).

研究成果: Conference contribution

Canada, J, Yoshida, Y, Miura, H & Nakano, N 2020, An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology. in Proceedings - International SoC Design Conference, ISOCC 2020., 9333001, Proceedings - International SoC Design Conference, ISOCC 2020, Institute of Electrical and Electronics Engineers Inc., pp. 17-18, 17th International System-on-Chip Design Conference, ISOCC 2020, Yeosu, Korea, Republic of, 20/10/21. https://doi.org/10.1109/ISOCC50952.2020.9333001

Canada J, Yoshida Y, Miura H, Nakano N. An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology. In Proceedings - International SoC Design Conference, ISOCC 2020. Institute of Electrical and Electronics Engineers Inc. 2020. p. 17-18. 9333001. (Proceedings - International SoC Design Conference, ISOCC 2020). doi: 10.1109/ISOCC50952.2020.9333001

@inproceedings{0e8aff92635340b6a04f6d998345a8b9,

title = "An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology",

abstract = "A scalable low power consumption high-voltage driver comprising only standard low-voltage CMOS transistors is proposed. The circuit is a Stacked MOSFET high-voltage driver. The proposed design stands out for its low power consumption (in the order of microwatts), small area, scalability and self-sufficiency. The main setbacks to be considered are its low switching speed, in the order of microseconds, and the fact that its applicability is limited to capacitive loads and high resistive loads. This paper reports simulation results obtained through the implementation of multiple designs in 0.18 um CMOS technology. ",

keywords = "high voltage driver, low power consumption, on-chip, stacked MOSFET, standard CMOS",

author = "Jorge Canada and Yui Yoshida and Hiroki Miura and Nobuhiko Nakano",

note = "Publisher Copyright: {\textcopyright} 2020 IEEE.; 17th International System-on-Chip Design Conference, ISOCC 2020 ; Conference date: 21-10-2020 Through 24-10-2020",

year = "2020",

month = oct,

day = "21",

doi = "10.1109/ISOCC50952.2020.9333001",

language = "English",

series = "Proceedings - International SoC Design Conference, ISOCC 2020",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "17--18",

booktitle = "Proceedings - International SoC Design Conference, ISOCC 2020",

}

TY - GEN

T1 - An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology

AU - Canada, Jorge

AU - Yoshida, Yui

AU - Miura, Hiroki

AU - Nakano, Nobuhiko

PY - 2020/10/21

Y1 - 2020/10/21

N2 - A scalable low power consumption high-voltage driver comprising only standard low-voltage CMOS transistors is proposed. The circuit is a Stacked MOSFET high-voltage driver. The proposed design stands out for its low power consumption (in the order of microwatts), small area, scalability and self-sufficiency. The main setbacks to be considered are its low switching speed, in the order of microseconds, and the fact that its applicability is limited to capacitive loads and high resistive loads. This paper reports simulation results obtained through the implementation of multiple designs in 0.18 um CMOS technology.

AB - A scalable low power consumption high-voltage driver comprising only standard low-voltage CMOS transistors is proposed. The circuit is a Stacked MOSFET high-voltage driver. The proposed design stands out for its low power consumption (in the order of microwatts), small area, scalability and self-sufficiency. The main setbacks to be considered are its low switching speed, in the order of microseconds, and the fact that its applicability is limited to capacitive loads and high resistive loads. This paper reports simulation results obtained through the implementation of multiple designs in 0.18 um CMOS technology.

KW - high voltage driver

KW - low power consumption

KW - on-chip

KW - stacked MOSFET

KW - standard CMOS

UR - http://www.scopus.com/inward/record.url?scp=85100729710&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85100729710&partnerID=8YFLogxK

U2 - 10.1109/ISOCC50952.2020.9333001

DO - 10.1109/ISOCC50952.2020.9333001

M3 - Conference contribution

AN - SCOPUS:85100729710

T3 - Proceedings - International SoC Design Conference, ISOCC 2020

SP - 17

EP - 18

BT - Proceedings - International SoC Design Conference, ISOCC 2020

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 17th International System-on-Chip Design Conference, ISOCC 2020

Y2 - 21 October 2020 through 24 October 2020

ER -

An On-Chip Scalable Low Power Consumption High-Voltage Driver Based on Standard CMOS Technology

抄録

出版物シリーズ

Conference

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル