抄録
The importance of low-power and high-speed chip-to-chip communication between stacked chips is increasing in system in a package (SiP) systems. Wireless chip-to-chip communication is a promising technology that can increase the speed of interchip data transfer with very little area and power overhead. The wireless clock link in this scheme consumes more power than wireless data circuits. To reduce the overall power consumption we need to reduce the power consumed in the clock link of the circuit. In this paper we present a simple yet effective transmitter circuit, namely a capacitor-shunted transmitter, to reduce the power consumed in the clock transmitter. The simulation is carried out in spectre, and, to confirm the simulation result, a test chip is fabricated using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18μm complementary metal-oxide-semiconductor (CMOS). The simulation results and the test chip measurement results show that the power consumption of the clock transmitter circuit is reduced by 50% because of the capacitor-shunted transmitter circuit.
| 本文言語 | English |
|---|---|
| ページ(範囲) | 2749-2751 |
| ページ数 | 3 |
| ジャーナル | Japanese journal of applied physics |
| 巻 | 47 |
| 号 | 4 PART 2 |
| DOI | |
| 出版ステータス | Published - 2008 4月 25 |
ASJC Scopus subject areas
- 工学一般
- 物理学および天文学一般
フィンガープリント
「Capacitor-shunted transmitter for power reduction in inductive-coupling clock link」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。引用スタイル
- APA
- Standard
- Harvard
- Vancouver
- Author
- BIBTEX
- RIS