Integrated silicon capacitive accelerometer with PLL servo technique

Y. Matsumoto, M. Esashi

研究成果: Article査読

44 被引用数 (Scopus)


An integrated silicon capacitive accelerometer has been developed with CMOS and micromachining technology. The accelerometer chip has glass-silicon-glass structure and is 3.7 × 4.5 × 0.9 mm3 in size. A silicon seismic mass is suspended with silicon-oxinitride beams in full symmetry. The sensor capacitance is formed between the silicon mass and a metal electrode on the upper glass. A CMOS capacitance to frequency (C-F) converter is integrated on the silicon chip. The circuit is designed to be stable to temperature and supply voltage. The circuit has a reference capacitor in it, and the drift of the circuit is compensated by the information obtained when the circuit is connected to the reference capacitor. The output frequency of the accelerometer chip varies linearly with acceleration. The force-balancing system has been realized using the accelerometer chip and an outer phase-locked-loop (PLL) servo circuit. The output voltage varies linearly with acceleration, and the sensitivity and offset of the output voltage can be adjusted with the outer circuit parameter.

ジャーナルSensors and Actuators: A. Physical
出版ステータスPublished - 1993 12月

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 器械工学
  • 凝縮系物理学
  • 表面、皮膜および薄膜
  • 金属および合金
  • 電子工学および電気工学


「Integrated silicon capacitive accelerometer with PLL servo technique」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。