RDT network router chip

Hiroaki Nishi; Hideharu Amano; Katsunobu Nishimura; Ken ichiro Anjo; Tomohiro Kudoh

RDT network router chip

Hiroaki Nishi, Hideharu Amano, Katsunobu Nishimura, Ken ichiro Anjo, Tomohiro Kudoh

研究成果: Paper › 査読

抄録

To implement reduced hierarchical bit-map directory (RHBD) scheme efficiently, a novel interconnection network Recursive Diagonal Torus (RDT) chip which equips hierarchical multicast mechanism without clock and acknowledge combining mechanism is developed. It transfers all packets synchronized with a unique central processing unit clock by using 0.5 μBiCMOS silicon on glass technology. It also allows packet users to push and pull a flit of the packet simultaneously. These mixed design approach with schematic and very high speed integrated circuit hardware description languages permits development of these complicated chips.

本文言語	English
ページ	675-676
ページ数	2
出版ステータス	Published - 1997 1月 1
イベント	Proceedings of the 1997 Asia and South Pacific Design Automation Conference, ASP-DAC - Chiba, Jpn 継続期間: 1997 1月 28 → 1997 1月 31

Other

Other	Proceedings of the 1997 Asia and South Pacific Design Automation Conference, ASP-DAC
City	Chiba, Jpn
Period	97/1/28 → 97/1/31

ASJC Scopus subject areas

コンピュータサイエンスの応用
コンピュータグラフィックスおよびコンピュータ支援設計
電子工学および電気工学

他のファイルとリンク

引用スタイル

@conference{57b3a3b7973b4c3398df8b818e1b416b,

title = "RDT network router chip",

abstract = "To implement reduced hierarchical bit-map directory (RHBD) scheme efficiently, a novel interconnection network Recursive Diagonal Torus (RDT) chip which equips hierarchical multicast mechanism without clock and acknowledge combining mechanism is developed. It transfers all packets synchronized with a unique central processing unit clock by using 0.5 μBiCMOS silicon on glass technology. It also allows packet users to push and pull a flit of the packet simultaneously. These mixed design approach with schematic and very high speed integrated circuit hardware description languages permits development of these complicated chips.",

author = "Hiroaki Nishi and Hideharu Amano and Katsunobu Nishimura and Anjo, {Ken ichiro} and Tomohiro Kudoh",

year = "1997",

month = jan,

day = "1",

language = "English",

pages = "675--676",

note = "Proceedings of the 1997 Asia and South Pacific Design Automation Conference, ASP-DAC ; Conference date: 28-01-1997 Through 31-01-1997",

}

TY - CONF

T1 - RDT network router chip

AU - Nishi, Hiroaki

AU - Amano, Hideharu

AU - Nishimura, Katsunobu

AU - Anjo, Ken ichiro

AU - Kudoh, Tomohiro

PY - 1997/1/1

Y1 - 1997/1/1

N2 - To implement reduced hierarchical bit-map directory (RHBD) scheme efficiently, a novel interconnection network Recursive Diagonal Torus (RDT) chip which equips hierarchical multicast mechanism without clock and acknowledge combining mechanism is developed. It transfers all packets synchronized with a unique central processing unit clock by using 0.5 μBiCMOS silicon on glass technology. It also allows packet users to push and pull a flit of the packet simultaneously. These mixed design approach with schematic and very high speed integrated circuit hardware description languages permits development of these complicated chips.

AB - To implement reduced hierarchical bit-map directory (RHBD) scheme efficiently, a novel interconnection network Recursive Diagonal Torus (RDT) chip which equips hierarchical multicast mechanism without clock and acknowledge combining mechanism is developed. It transfers all packets synchronized with a unique central processing unit clock by using 0.5 μBiCMOS silicon on glass technology. It also allows packet users to push and pull a flit of the packet simultaneously. These mixed design approach with schematic and very high speed integrated circuit hardware description languages permits development of these complicated chips.

UR - http://www.scopus.com/inward/record.url?scp=0030703006&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030703006&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0030703006

SP - 675

EP - 676

T2 - Proceedings of the 1997 Asia and South Pacific Design Automation Conference, ASP-DAC

Y2 - 28 January 1997 through 31 January 1997

ER -

RDT network router chip

抄録

Other

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル