TY - JOUR
T1 - Solving constrained slot placement problems using an ising machine and its evaluations
AU - Kanamaru, Sho
AU - Kawamura, Kazushi
AU - Tanaka, Shu
AU - Tomita, Yoshinori
AU - Togawa, Nozomu
N1 - Publisher Copyright:
Copyright © 2021 The Institute of Electronics, Information and Communication Engineers
Copyright:
Copyright 2021 Elsevier B.V., All rights reserved.
PY - 2021/2/1
Y1 - 2021/2/1
N2 - Ising machines have attracted attention, which is expected to obtain better solutions of various combinatorial optimization problems at high speed by mapping the problems to natural phenomena. A slot-placement problem is one of the combinatorial optimization problems, regarded as a quadratic assignment problem, which relates to the optimal logic-block placement in a digital circuit as well as optimal delivery planning. Here, we propose a mapping to the Ising model for solving a slot-placement problem with additional constraints, called a constrained slot-placement problem, where several item pairs must be placed within a given distance. Since the behavior of Ising machines is stochastic and we map the problem to the Ising model which uses the penalty method, the obtained solution does not always satisfy the slot-placement constraint, which is different from the conventional methods such as the conventional simulated annealing. To resolve the problem, we propose an interpretation method in which a feasible solution is generated by post-processing procedures. We measured the execution time of an Ising machine and compared the execution time of the simulated annealing in which solutions with almost the same accuracy are obtained. As a result, we found that the Ising machine is faster than the simulated annealing that we implemented.
AB - Ising machines have attracted attention, which is expected to obtain better solutions of various combinatorial optimization problems at high speed by mapping the problems to natural phenomena. A slot-placement problem is one of the combinatorial optimization problems, regarded as a quadratic assignment problem, which relates to the optimal logic-block placement in a digital circuit as well as optimal delivery planning. Here, we propose a mapping to the Ising model for solving a slot-placement problem with additional constraints, called a constrained slot-placement problem, where several item pairs must be placed within a given distance. Since the behavior of Ising machines is stochastic and we map the problem to the Ising model which uses the penalty method, the obtained solution does not always satisfy the slot-placement constraint, which is different from the conventional methods such as the conventional simulated annealing. To resolve the problem, we propose an interpretation method in which a feasible solution is generated by post-processing procedures. We measured the execution time of an Ising machine and compared the execution time of the simulated annealing in which solutions with almost the same accuracy are obtained. As a result, we found that the Ising machine is faster than the simulated annealing that we implemented.
KW - Ising machine
KW - Ising model
KW - Quadratic assignment problem
KW - Quadratic unconstrained binary optimization
KW - Slot-placement problem
UR - http://www.scopus.com/inward/record.url?scp=85100860690&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85100860690&partnerID=8YFLogxK
U2 - 10.1587/transinf.2019EDP7254
DO - 10.1587/transinf.2019EDP7254
M3 - Article
AN - SCOPUS:85100860690
SN - 0916-8532
VL - E104D
SP - 226
EP - 236
JO - IEICE Transactions on Information and Systems
JF - IEICE Transactions on Information and Systems
IS - 2
ER -