The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1

Inoue Hiroaki; Kenichiro Anjo; Junji Yamamoto; Jun Tanabe; Masaki Wakabayashi; Mitsuru Sato; Hideharu Amano; Kei Hiraki

doi:10.1109/FMPC.1999.750609

The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1

Inoue Hiroaki, Kenichiro Anjo, Junji Yamamoto, Jun Tanabe, Masaki Wakabayashi, Mitsuru Sato, Hideharu Amano, Kei Hiraki

情報工学科

研究成果: Conference contribution

4 被引用数 (Scopus)

抄録

A massively parallel processor called JUMP-1 has been developed to build an efficient cache coherent-distributed shared memory (DSM) on a large system with more than 1000 processors. Here, the dedicated processor called MBP (Memory Based Processor)-light to manage the DSM of JUMP-1 is introduced, and its preliminary performance with two protocol policies-update/invalidate-is evaluated. From results of its simulation, it appears that simple operations like the tag check and the collection/generation of acknowledgment packets are mostly processed by the hardware mechanisms in MBP-light without the aids of the core processor with both policies. Also, the buffer-register architecture adopted by the core processor in MBP-light is exploited enough to process a protocol transaction for both policies.

本文言語	English
ホスト出版物のタイトル	Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation
出版社	Institute of Electrical and Electronics Engineers Inc.
ページ	268-275
ページ数	8
ISBN（電子版）	0769500870, 9780769500874
DOI	https://doi.org/10.1109/FMPC.1999.750609
出版ステータス	Published - 1999
イベント	7th Symposium on the Frontiers of Massively Parallel Computation, Frontiers 1999 - Annapolis, United States 継続期間: 1999 2月 21 → 1999 2月 25

出版物シリーズ

名前	Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation

Other

Other	7th Symposium on the Frontiers of Massively Parallel Computation, Frontiers 1999
国/地域	United States
City	Annapolis
Period	99/2/21 → 99/2/25

ASJC Scopus subject areas

コンピュータネットワークおよび通信
ハードウェアとアーキテクチャ
モデリングとシミュレーション

UN SDG

この成果は、次の持続可能な開発目標に貢献しています

文献へのアクセス

10.1109/FMPC.1999.750609

他のファイルとリンク

引用スタイル

Hiroaki, I., Anjo, K., Yamamoto, J., Tanabe, J., Wakabayashi, M., Sato, M., Amano, H., & Hiraki, K. (1999). The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1. In Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation (pp. 268-275). 記事 750609 (Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FMPC.1999.750609

The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1. / Hiroaki, Inoue; Anjo, Kenichiro; Yamamoto, Junji その他.
Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation. Institute of Electrical and Electronics Engineers Inc., 1999. p. 268-275 750609 (Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation).

研究成果: Conference contribution

Hiroaki, I, Anjo, K, Yamamoto, J, Tanabe, J, Wakabayashi, M, Sato, M, Amano, H & Hiraki, K 1999, The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1. in Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation., 750609, Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation, Institute of Electrical and Electronics Engineers Inc., pp. 268-275, 7th Symposium on the Frontiers of Massively Parallel Computation, Frontiers 1999, Annapolis, United States, 99/2/21. https://doi.org/10.1109/FMPC.1999.750609

Hiroaki I, Anjo K, Yamamoto J, Tanabe J, Wakabayashi M, Sato M その他. The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1. In Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation. Institute of Electrical and Electronics Engineers Inc. 1999. p. 268-275. 750609. (Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation). doi: 10.1109/FMPC.1999.750609

Hiroaki, Inoue ; Anjo, Kenichiro ; Yamamoto, Junji その他. / The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1. Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation. Institute of Electrical and Electronics Engineers Inc., 1999. pp. 268-275 (Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation).

@inproceedings{1df1524c02414e5da890b4590d4e7c21,

title = "The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1",

abstract = "A massively parallel processor called JUMP-1 has been developed to build an efficient cache coherent-distributed shared memory (DSM) on a large system with more than 1000 processors. Here, the dedicated processor called MBP (Memory Based Processor)-light to manage the DSM of JUMP-1 is introduced, and its preliminary performance with two protocol policies-update/invalidate-is evaluated. From results of its simulation, it appears that simple operations like the tag check and the collection/generation of acknowledgment packets are mostly processed by the hardware mechanisms in MBP-light without the aids of the core processor with both policies. Also, the buffer-register architecture adopted by the core processor in MBP-light is exploited enough to process a protocol transaction for both policies.",

author = "Inoue Hiroaki and Kenichiro Anjo and Junji Yamamoto and Jun Tanabe and Masaki Wakabayashi and Mitsuru Sato and Hideharu Amano and Kei Hiraki",

note = "Funding Information: A part of this research was supported by the Grant-in-Aid for Scientific Research on Priority Areas, #04235130, from the Ministry of Education, Science and Culture. This research is also supported by Parallel and Distributed system Consosium. Publisher Copyright: {\textcopyright} 1999 IEEE.; 7th Symposium on the Frontiers of Massively Parallel Computation, Frontiers 1999 ; Conference date: 21-02-1999 Through 25-02-1999",

year = "1999",

doi = "10.1109/FMPC.1999.750609",

language = "English",

series = "Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "268--275",

booktitle = "Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation",

}

TY - GEN

T1 - The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1

AU - Hiroaki, Inoue

AU - Anjo, Kenichiro

AU - Yamamoto, Junji

AU - Tanabe, Jun

AU - Wakabayashi, Masaki

AU - Sato, Mitsuru

AU - Amano, Hideharu

AU - Hiraki, Kei

N1 - Funding Information: A part of this research was supported by the Grant-in-Aid for Scientific Research on Priority Areas, #04235130, from the Ministry of Education, Science and Culture. This research is also supported by Parallel and Distributed system Consosium. Publisher Copyright: © 1999 IEEE.

PY - 1999

Y1 - 1999

N2 - A massively parallel processor called JUMP-1 has been developed to build an efficient cache coherent-distributed shared memory (DSM) on a large system with more than 1000 processors. Here, the dedicated processor called MBP (Memory Based Processor)-light to manage the DSM of JUMP-1 is introduced, and its preliminary performance with two protocol policies-update/invalidate-is evaluated. From results of its simulation, it appears that simple operations like the tag check and the collection/generation of acknowledgment packets are mostly processed by the hardware mechanisms in MBP-light without the aids of the core processor with both policies. Also, the buffer-register architecture adopted by the core processor in MBP-light is exploited enough to process a protocol transaction for both policies.

AB - A massively parallel processor called JUMP-1 has been developed to build an efficient cache coherent-distributed shared memory (DSM) on a large system with more than 1000 processors. Here, the dedicated processor called MBP (Memory Based Processor)-light to manage the DSM of JUMP-1 is introduced, and its preliminary performance with two protocol policies-update/invalidate-is evaluated. From results of its simulation, it appears that simple operations like the tag check and the collection/generation of acknowledgment packets are mostly processed by the hardware mechanisms in MBP-light without the aids of the core processor with both policies. Also, the buffer-register architecture adopted by the core processor in MBP-light is exploited enough to process a protocol transaction for both policies.

UR - http://www.scopus.com/inward/record.url?scp=0004392913&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0004392913&partnerID=8YFLogxK

U2 - 10.1109/FMPC.1999.750609

DO - 10.1109/FMPC.1999.750609

M3 - Conference contribution

AN - SCOPUS:0004392913

T3 - Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation

SP - 268

EP - 275

BT - Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 7th Symposium on the Frontiers of Massively Parallel Computation, Frontiers 1999

Y2 - 21 February 1999 through 25 February 1999

ER -

The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1

抄録

出版物シリーズ

Other

ASJC Scopus subject areas

UN SDG

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル